LMC6082
www.ti.com
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
LMC6082 Precision CMOS Dual Operational Amplifier
Check for Samples: LMC6082
FEATURES
DESCRIPTION
•
•
•
•
•
The LMC6082 is a precision dual low offset voltage
operational amplifier, capable of single supply
operation. Performance characteristics include ultra
low input bias current, high voltage gain, rail-to-rail
output swing, and an input common mode voltage
range that includes ground. These features, plus its
low offset voltage, make the LMC6082 ideally suited
for precision circuit applications.
1
2
•
•
•
(Typical Unless Otherwise Stated)
Low Offset Voltage: 150 μV
Operates from 4.5V to 15V Single Supply
Ultra Low Input Bias Current: 10 fA
Output Swing to Within 20 mV of Supply Rail,
100k Load
Input Common-Mode Range Includes V−
High Voltage Gain: 130 dB
Improved Latchup Immunity
APPLICATIONS
•
•
•
•
•
•
Instrumentation Amplifier
Photodiode and Infrared Detector Preamplifier
Transducer Amplifiers
Medical Instrumentation
D/A Converter
Charge Amplifier for Piezoelectric Transducers
Other applications using the LMC6082 include
precision full-wave rectifiers, integrators, references,
and sample-and-hold circuits.
This device is built with TI's advanced Double-Poly
Silicon-Gate CMOS process.
For designs with more critical power demands, see
the LMC6062 precision dual micropower operational
amplifier.
PATENT PENDING
Connection Diagram
Figure 1. 8-Pin PDIP/SOIC
Top View
Figure 2. Input Bias Current vs Temperature
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2000–2013, Texas Instruments Incorporated
LMC6082
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
Absolute Maximum Ratings
(1) (2)
Differential Input Voltage
±Supply Voltage
(V+) +0.3V,
Voltage at Input/Output Pin
(V−) −0.3V
+
−
Supply Voltage (V − V )
16V
Output Short Circuit to V+
See
(3)
Output Short Circuit to V−
See
(4)
Lead Temperature (Soldering, 10 Sec.)
260°C
Storage Temp. Range
−65°C to +150°C
Junction Temperature
150°C
ESD Tolerance
(5)
2 kV
Current at Input Pin
±10 mA
Current at Output Pin
±30 mA
Current at Power Supply Pin
40 mA
Power Dissipation
See
(1)
(2)
(3)
(4)
(5)
(6)
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test
conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed.
If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
Do not connect output to V+, when V+ is greater than 13V or reliability will be adversely affected.
Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in
exceeding the maximum allowed junction temperature of 150°C. Output currents in excess of ±30 mA over long term may adversely
affect reliability.
Human body model, 1.5 kΩ in series with 100 pF.
The maximum power dissipation is a function of TJ(Max), θJA, and TA. The maximum allowable power dissipation at any ambient
temperature is PD = (TJ(Max) − TA) /θJA.
Operating Ratings
(1)
Temperature Range
LMC6082AM
LMC6082AI, LMC6082I
Thermal Resistance (θJA)
(2)
2
−40°C ≤ TJ ≤ +85°C
8-Pin PDIP
115°C/W
8-Pin SOIC
193°C/W
Power Dissipation
(2)
(3)
−55°C ≤ TJ ≤ +125°C
4.5V ≤ V+ ≤ 15.5V
Supply Voltage
(1)
(6)
See
(3)
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications and test
conditions, see the Electrical Characteristics. The ensured specifications apply only for the test conditions listed.
All numbers apply for packages soldered directly into a PC board.
For operating at elevated temperatures the device must be derated based on the thermal resistance θJA with PD = (TJ − TA)/θJA. All
numbers apply for packages soldered directly into a PC board.
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
LMC6082
www.ti.com
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
DC Electrical Characteristics
Unless otherwise specified, all limits specified for TJ = 25°C. Boldface limits apply at the temperature extremes. V+ = 5V, V− =
0V, VCM = 1.5V, VO = 2.5V and RL > 1M unless otherwise specified.
Symbol
VOS
Parameter
Conditions
Input Offset Voltage
TCVOS
Input Offset Voltage
Average Drift
IB
Input Bias Current
Typ (1)
LMC6082AM
LMC6082AI
LMC6082I
Limit (2)
Limit (2)
Limit (2)
350
350
800
μV
1000
800
1300
Max
150
μV/°C
1.0
0.010
pA
100
IOS
Input Offset Current
RIN
Input Resistance
CMRR
Common Mode Rejection
Ratio
0V ≤ VCM ≤ 12.0V
V+ = 15V
85
+PSRR
Positive Power Supply
Rejection Ratio
5V ≤ V+ ≤ 15V
VO = 2.5V
85
−PSRR
Negative Power Supply
Rejection Ratio
0V ≤ V− ≤ −10V
VCM
Input Common-Mode
Voltage Range
V+ = 5V and 15V
for CMRR ≥ 60 dB
4
Max
pA
2
2
75
75
66
dB
72
72
63
Min
75
75
66
dB
72
72
63
Min
94
84
84
74
dB
81
81
71
Min
−0.4
−0.1
−0.1
−0.1
V
0
0
0
Max
V+ − 2.3
V+ − 2.3
V+ − 2.3
V
+
Large Signal Voltage Gain RL = 2 kΩ
RL = 600Ω
(3)
(3)
Max
Tera Ω
>10
V+ − 1.9
(1)
(2)
(3)
4
0.005
100
AV
Units
+
V − 2.6
V − 2.5
V+ − 2.5
Min
400
400
300
V/mV
Sourcing
1400
300
300
200
Min
Sinking
350
180
180
90
V/mV
70
100
60
Min
Sourcing
1200
400
400
200
V/mV
150
150
80
Min
Sinking
150
100
100
70
V/mV
35
50
35
Min
Typical values represent the most likely parametric norm.
All limits are specified by testing or statistical analysis.
V+ = 15V, VCM = 7.5V and RL connected to 7.5V. For Sourcing tests, 7.5V ≤ VO ≤ 11.5V. For Sinking tests, 2.5V ≤ VO ≤ 7.5V.
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
3
LMC6082
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
www.ti.com
DC Electrical Characteristics (continued)
Unless otherwise specified, all limits specified for TJ = 25°C. Boldface limits apply at the temperature extremes. V+ = 5V, V− =
0V, VCM = 1.5V, VO = 2.5V and RL > 1M unless otherwise specified.
Symbol
VO
Parameter
Conditions
V+ = 5V
RL = 2 kΩ to 2.5V
Output Swing
LMC6082AM
LMC6082AI
LMC6082I
Limit (2)
Limit (2)
Limit (2)
4.80
4.80
4.75
V
4.70
4.73
4.67
Min
0.13
0.13
0.20
V
0.19
0.17
0.24
Max
4.50
4.50
4.40
V
4.24
4.31
4.21
Min
0.30
0.40
0.40
0.50
V
0.63
0.50
0.63
Max
14.63
14.50
14.50
14.37
V
14.30
14.34
14.25
Min
0.35
0.35
0.44
V
0.48
0.45
0.56
Max
13.35
13.35
12.92
V
12.80
12.86
12.44
Min
1.16
1.16
1.33
V
1.42
1.32
1.58
Max
13
mA
Min
Typ (1)
4.87
0.10
V+ = 5V
RL = 600Ω to 2.5V
V+ = 15V
RL = 2 kΩ to 7.5V
4.61
0.26
V+ = 15V
RL = 600Ω to 7.5V
13.90
0.79
IO
Output Current
V+ = 5V
IO
Output Current
V+ = 15V
Sourcing, VO = 0V
22
16
16
8
10
8
Sinking, VO = 5V
21
16
16
13
mA
11
13
10
Min
28
28
23
mA
18
22
18
Min
28
28
23
mA
19
22
18
Min
1.5
1.5
1.5
mA
1.8
1.8
1.8
Max
1.7
1.7
1.7
mA
2
2
2
Max
Sourcing, VO = 0V
Sinking, VO = 13V (4)
IS
Supply Current
Both Amplifiers
30
34
0.9
V+ = +5V, VO = 1.5V
Both Amplifiers
1.1
+
V = +15V, VO = 7.5V
(4)
+
Units
+
Do not connect output to V , when V is greater than 13V or reliability will be adversely affected.
AC Electrical Characteristics
Unless otherwise specified, all limits specified for TJ = 25°C, Boldface limits apply at the temperature extremes. V+ = 5V, V− =
0V, VCM = 1.5V, VO = 2.5V and RL > 1M unless otherwise specified.
Symbol
SR
Parameter
Slew Rate
GBW
Gain-Bandwidth Product
φm
Phase Margin
en
(1)
(2)
(3)
(4)
4
Conditions
See
(3)
(4)
Amp-to-Amp Isolation
See
Input-Referred Voltage
Noise
F = 1 kHz
Typ (1)
LMC6082AM
1.5
Limit
(2)
LMC6082AI
Limit
(2)
LMC6082I
Limit (2)
0.8
0.8
0.8
0.5
0.6
0.6
Units
V/μs
Min
1.3
MHz
50
Deg
140
dB
22
nV/√Hz
Typical values represent the most likely parametric norm.
All limits are specified by testing or statistical analysis.
V+ = 15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of the positive and negative slew rates.
Input referred V+ = 15V and RL = 100 kΩ connected to 7.5V. Each amp excited in turm with 1 kHz to produce VO = 12 VPP.
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
LMC6082
www.ti.com
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
AC Electrical Characteristics (continued)
Unless otherwise specified, all limits specified for TJ = 25°C, Boldface limits apply at the temperature extremes. V+ = 5V, V− =
0V, VCM = 1.5V, VO = 2.5V and RL > 1M unless otherwise specified.
Symbol
Parameter
Conditions
in
Input-Referred Current
Noise
F = 1 kHz
T.H.D.
Total Harmonic Distortion
F = 10 kHz, AV = −10
RL = 2 kΩ, VO = 8 VPP
Typ (1)
LMC6082AM
LMC6082AI
LMC6082I
Limit (2)
Limit (2)
Limit (2)
Units
0.0002
pA/√Hz
0.01
%
±5V Supply
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
5
LMC6082
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics
VS = ±7.5V, TA = 25°C, Unless otherwise specified
6
Distribution of LMC6082
Input Offset Voltage
(TA = +25°C)
Distribution of LMC6082
Input Offset Voltage
(TA = −55°C)
Figure 3.
Figure 4.
Distribution of LMC6082
Input Offset Voltage
(TA = +125°C)
Input Bias Current
vs Temperature
Figure 5.
Figure 6.
Supply Current
vs Supply Voltage
Input Voltage
vs Output Voltage
Figure 7.
Figure 8.
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
LMC6082
www.ti.com
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
Typical Performance Characteristics (continued)
VS = ±7.5V, TA = 25°C, Unless otherwise specified
Common Mode
Rejection Ratio
vs Frequency
Power Supply Rejection
Ratio
vs
Frequency
Figure 9.
Figure 10.
Input Voltage Noise
vs Frequency
Output Characteristics
Sourcing Current
Figure 11.
Figure 12.
Output Characteristics
Sinking Current
Gain and Phase Response
vs Temperature
(−55°C to +125°C)
Figure 13.
Figure 14.
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
7
LMC6082
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics (continued)
VS = ±7.5V, TA = 25°C, Unless otherwise specified
8
Gain and Phase
Response
vs
Capacitive Load
with RL = 600Ω
Gain and Phase
Response
vs
Capacitive Load
with RL = 500 kΩ
Figure 15.
Figure 16.
Open Loop
Frequency Response
Inverting Small Signal
Pulse Response
Figure 17.
Figure 18.
Inverting Large Signal
Pulse Response
Non-Inverting Small
Signal Pulse Response
Figure 19.
Figure 20.
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
LMC6082
www.ti.com
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
Typical Performance Characteristics (continued)
VS = ±7.5V, TA = 25°C, Unless otherwise specified
Non-Inverting Large
Signal Pulse Response
Crosstalk Rejection
vs Frequency
Figure 21.
Figure 22.
Stability
vs
Capacitive
Load, RL = 600Ω
Stability
vs
Capacitive
Load RL = 1 MΩ
Figure 23.
Figure 24.
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
9
LMC6082
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
www.ti.com
APPLICATIONS HINTS
AMPLIFIER TOPOLOGY
The LMC6082 incorporates a novel op-amp design topology that enables it to maintain rail to rail output swing
even when driving a large load. Instead of relying on a push-pull unity gain output buffer stage, the output stage
is taken directly from the internal integrator, which provides both low output impedance and large gain. Special
feed-forward compensation design techniques are incorporated to maintain stability over a wider range of
operating conditions than traditional micropower op-amps. These features make the LMC6082 both easier to
design with, and provide higher speed than products typically found in this ultra-low power class.
COMPENSATING FOR INPUT CAPACITANCE
It is quite common to use large values of feedback resistance for amplifiers with ultra-low input current, like the
LMC6082.
Although the LMC6082 is highly stable over a wide range of operating conditions, certain precautions must be
met to achieve the desired pulse response when a large feedback resistor is used. Large feedback resistors and
even small values of input capacitance, due to transducers, photodiodes, and circuit board parasitics, reduce
phase margins.
When high input impedances are demanded, guarding of the LMC6082 is suggested. Guarding input lines will
not only reduce leakage, but lowers stray input capacitance as well. (See Printed-Circuit-Board Layout for High
Impedance Work)
The effect of input capacitance can be compensated for by adding a capacitor, Cf, around the feedback resistors
(as in Figure 25 ) such that:
(1)
or
R1 CIN ≤ R2 Cf
(2)
Since it is often difficult to know the exact value of CIN, Cf can be experimentally adjusted so that the desired
pulse response is achieved. Refer to the LMC660 and LMC662 for a more detailed discussion on compensating
for input capacitance.
Figure 25. Cancelling the Effect of Input Capacitance
CAPACITIVE LOAD TOLERANCE
All rail-to-rail output swing operational amplifiers have voltage gain in the output stage. A compensation capacitor
is normally included in this integrator stage. The frequency location of the dominant pole is affected by the
resistive load on the amplifier. Capacitive load driving capability can be optimized by using an appropriate
resistive load in parallel with the capacitive load (see typical curves).
Direct capacitive loading will reduce the phase margin of many op-amps. A pole in the feedback loop is created
by the combination of the op-amp's output impedance and the capacitive load. This pole induces phase lag at the
unity-gain crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response.
With a few external components, op amps can easily indirectly drive capacitive loads, as shown in Figure 26.
10
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
LMC6082
www.ti.com
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
Figure 26. LMC6082 Noninverting Gain of 10 Amplifier, Compensated to Handle Capacitive Loads
In the circuit of Figure 26, R1 and C1 serve to counteract the loss of phase margin by feeding the high frequency
component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the
overall feedback loop.
Capacitive load driving capability is enhanced by using a pull up resistor to V+ Figure 27. Typically a pull up
resistor conducting 500 μA or more will significantly improve capacitive load responses. The value of the pull up
resistor must be determined based on the current sinking capability of the amplifier with respect to the desired
output swing. Open loop gain of the amplifier can also be affected by the pull up resistor (see Electrical
Characteristics).
Figure 27. Compensating for Large Capacitive Loads with a Pull Up Resistor
PRINTED-CIRCUIT-BOARD LAYOUT FOR HIGH-IMPEDANCE WORK
It is generally recognized that any circuit which must operate with less than 1000 pA of leakage current requires
special layout of the PC board. When one wishes to take advantage of the ultra-low bias current of the
LMC6082, typically less than 10 fA, it is essential to have an excellent layout. Fortunately, the techniques of
obtaining low leakages are quite simple. First, the user must not ignore the surface leakage of the PC board,
even though it may sometimes appear acceptably low, because under conditions of high humidity or dust or
contamination, the surface leakage will be appreciable.
To minimize the effect of any surface leakage, lay out a ring of foil completely surrounding the LMC6082's inputs
and the terminals of capacitors, diodes, conductors, resistors, relay terminals, etc. connected to the op-amp's
inputs, as in Figure 28. To have a significant effect, guard rings should be placed on both the top and bottom of
the PC board. This PC foil must then be connected to a voltage which is at the same voltage as the amplifier
inputs, since no leakage current can flow between two points at the same potential. For example, a PC board
trace-to-pad resistance of 1012Ω, which is normally considered a very large resistance, could leak 5 pA if the
trace were a 5V bus adjacent to the pad of the input. This would cause a 100 times degradation from the
LMC6082's actual performance. However, if a guard ring is held within 5 mV of the inputs, then even a
resistance of 1011Ω would cause only 0.05 pA of leakage current. See Figure 29 for typical connections of guard
rings for standard op-amp configurations.
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
11
LMC6082
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
www.ti.com
Figure 28. Example of Guard Ring in P.C. Board Layout
Inverting Amplifier
Non-Inverting Amplifier
Follower
Figure 29. Typical Connections of Guard Rings
The designer should be aware that when it is inappropriate to lay out a PC board for the sake of just a few
circuits, there is another technique which is even better than a guard ring on a PC board: Don't insert the
amplifier's input pin into the board at all, but bend it up in the air and use only air as an insulator. Air is an
excellent insulator. In this case you may have to forego some of the advantages of PC board construction, but
the advantages are sometimes well worth the effort of using point-to-point up-in-the-air wiring. See Figure 30.
Latchup
CMOS devices tend to be susceptible to latchup due to their internal parasitic SCR effects. The (I/O) input and
output pins look similar to the gate of the SCR. There is a minimum current required to trigger the SCR gate
lead. The LMC6062 and LMC6082 are designed to withstand 100 mA surge current on the I/O pins. Some
resistive method should be used to isolate any capacitance from supplying excess current to the I/O pins. In
addition, like an SCR, there is a minimum holding current for any latchup mode. Limiting current to the supply
pins will also inhibit latchup susceptibility.
12
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
LMC6082
www.ti.com
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
(Input pins are lifted out of PC board and soldered directly to components. All other pins connected to PC board).
Figure 30. Air Wiring
Typical Single-Supply Applications
(V+ = 5.0 VDC)
The extremely high input impedance, and low power consumption, of the LMC6082 make it ideal for applications
that require battery-powered instrumentation amplifiers. Examples of these types of applications are hand-held
pH probes, analytic medical instruments, magnetic field detectors, gas detectors, and silicon based pressure
transducers.
Figure 31 shows an instrumentation amplifier that features high differential and common mode input resistance
(>1014Ω), 0.01% gain accuracy at AV = 1000, excellent CMRR with 1 kΩ imbalance in bridge source resistance.
Input current is less than 100 fA and offset drift is less than 2.5 μV/°C. R2 provides a simple means of adjusting
gain over a wide range without degrading CMRR. R7 is an initial trim used to maximize CMRR without using
super precision matched resistors. For good CMRR over temperature, low drift resistors should be used.
If R1 = R5, R3 = R6, and R4 = R7; then
∴AV ≈ 100 for circuit shown (R2 = 9.822k).
Figure 31. Instrumentation Amplifier
Figure 32. Low-Leakage Sample and Hold
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
13
LMC6082
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
www.ti.com
Figure 33. 1 Hz Square Wave Oscillator
14
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
LMC6082
www.ti.com
SNOS630D – AUGUST 2000 – REVISED MARCH 2013
REVISION HISTORY
Changes from Revision C (March 2013) to Revision D
•
Page
Changed layout of National Data Sheet to TI format .......................................................................................................... 14
Submit Documentation Feedback
Copyright © 2000–2013, Texas Instruments Incorporated
Product Folder Links: LMC6082
15
PACKAGE OPTION ADDENDUM
www.ti.com
10-Apr-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
LMC6082AIM
NRND
SOIC
D
8
95
TBD
Call TI
Call TI
-40 to 85
LMC60
82AIM
LMC6082AIM/NOPB
ACTIVE
SOIC
D
8
95
Green (RoHS
& no Sb/Br)
SN
Level-1-260C-UNLIM
-40 to 85
LMC60
82AIM
LMC6082AIMX/NOPB
ACTIVE
SOIC
D
8
2500
Green (RoHS
& no Sb/Br)
SN
Level-1-260C-UNLIM
-40 to 85
LMC60
82AIM
LMC6082AIN/NOPB
ACTIVE
PDIP
P
8
40
Green (RoHS
& no Sb/Br)
Call TI | SN
Level-1-NA-UNLIM
-40 to 85
LMC6082
AIN
LMC6082IM
NRND
SOIC
D
8
95
TBD
Call TI
Call TI
-40 to 85
LMC60
82IM
LMC6082IM/NOPB
ACTIVE
SOIC
D
8
95
Green (RoHS
& no Sb/Br)
SN
Level-1-260C-UNLIM
-40 to 85
LMC60
82IM
LMC6082IMX/NOPB
ACTIVE
SOIC
D
8
2500
Green (RoHS
& no Sb/Br)
SN
Level-1-260C-UNLIM
-40 to 85
LMC60
82IM
LMC6082IN/NOPB
ACTIVE
PDIP
P
8
40
Green (RoHS
& no Sb/Br)
Call TI | SN
Level-1-NA-UNLIM
-40 to 85
LMC6082
IN
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
