LMV716
www.ti.com
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
LMV716 5 MHz, Low Noise, RRO, Dual Operational Amplifier with CMOS Input
Check for Samples: LMV716
FEATURES
DESCRIPTION
1
•
2
•
•
•
•
•
•
•
•
•
•
•
•
The LMV716 is a dual operational amplifier with both
low supply voltage and low supply current, making it
ideal for portable applications. The LMV716 CMOS
input stage drives the IBIAS current down to 0.6 pA;
this coupled with the low noise voltage of 12.8
nV/√Hz makes the LMV716 perfect for applications
requiring active filters, transimpedance amplifiers,
and HDD vibration cancellation circuitry.
+
(Typical Values, V = 3.3V, TA = 25°C, unless
Otherwise Specified)
Input Noise Voltage 12.8 nV/√Hz
Input Bias Current 0.6 pA
Offset Voltage 1.6 mV
CMRR 80 dB
Open Loop Gain 122 dB
Rail-to-Rail Output
GBW 5 MHz
Slew Rate 5.8 V/µs
Supply Current 1.6 mA
Supply Voltage Range 2.7V to 5V
Operating Temperature −40°C to 85°C
8-pin VSSOP Package
Along with great noise sensitivity, small signal
applications will benefit from the large gain bandwidth
of 5 MHz coupled with the minimal supply current of
1.6 mA and a slew rate of 5.8 V/μs.
The LMV716 provides rail-to-rail output swing into
heavy loads. The input common-mode voltage range
includes ground, which is ideal for ground sensing
applications.
The LMV716 has a supply voltage spanning 2.7V to
5V and is offered in an 8-pin VSSOP package that
functions across the wide temperature range of
−40°C to 85°C. This small package makes it possible
to place the LMV716 next to sensors, thus reducing
external noise pickup.
APPLICATIONS
•
•
•
•
Active Filters
Transimpedance Amplifiers
Audio Preamp
HDD Vibration Cancellation Circuitry
Typical Application Circuit
1 nF
357 k:
357 k:
220 nF
47 nF
22 nF
VIN
2
3
357 k:
-
1
357 k:
357 k:
6
-
7
+
22 nF
5
VOUT
+
HIGH PASS SECTION
PASS BAND GAIN = 50
LOW PASS SECTION
PASS BAND GAIN = 25
fc = 1 kHz
fc = 3 kHz
Figure 1. High Gain Band Pass Filter
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2006–2013, Texas Instruments Incorporated
LMV716
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings
ESD Tolerance
(1) (2)
(3)
Human Body Model
2000V
Machine Model
200V
−
+
Supply Voltage (V – V )
5.5V
−65°C to 150°C
Storage Temperature Range
Junction Temperature
(4)
150°C max
Mounting Temperature
Infrared or Convection (20 sec)
(1)
(2)
(3)
(4)
260°C
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test
conditions, see the Electrical Characteristics.
If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
Human Body Model is 1.5 kΩ in series with 100 pF. Machine Model is 0Ω in series with 100 pF.
The maximum power dissipation is a function of TJ(MAX), θJA and TA. The maximum allowable power dissipation at any ambient
temperature is PD = (TJ(MAX)-TA)/θJA. All numbers apply for packages soldered directly into a PC board.
Operating Ratings
(1)
Supply Voltage
2.7V to 5V
−40°C to 85°C
Temperature Range
Thermal Resistance (θJA)
8-Pin VSSOP
(1)
2
195°C/W
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and the test
conditions, see the Electrical Characteristics.
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
LMV716
www.ti.com
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
3.3V Electrical Characteristics
(1)
Unless otherwise specified, all limits are ensured for TJ = 25°C, V+ = 3.3V, V− = 0V. VCM = V+/2. Boldface limits apply at the
temperature extremes (2).
Symbol
Parameter
Condition
Min
(3)
(4)
VOS
Input Offset Voltage
IB
Input Bias Current
IOS
Input Offset Current
CMRR
Common Mode Rejection Ratio
0 ≤ VCM ≤ 2.1V
PSRR
Power Supply Rejection Ratio
2.7V ≤ V+ ≤ 5V, VCM = 1V
CMVR
Common Mode Voltage Range
For CMRR ≥ 50 dB
−0.2
AVOL
Open Loop Voltage Gain
Sourcing
RL = 10 kΩ to V+/2,
VO = 1.65V to 2.9V
80
76
122
Sinking
RL = 10 kΩ to V+/2,
VO = 0.4V to 1.65V
80
76
122
Sourcing
RL = 600Ω to V+/2,
VO = 1.65V to 2.8V
80
76
105
Sinking
RL = 600Ω to V+/2,
VO = 0.5V to 1.65V
80
76
112
RL = 10 kΩ to V+/2
3.22
3.17
3.29
RL = 600Ω to V+/2
3.12
3.07
3.22
VO
Output Swing High
Output Swing Low
IOUT
Output Current
IS
Supply Current
SR
Slew Rate
GBW
Gain Bandwidth
en
Input-Referred Voltage Noise
in
Input-Referred Current Noise
(1)
(2)
(3)
(4)
(5)
(6)
VCM = 1V
Typ
(5)
Max
(3)
5
6
mV
0.6
115
130
pA
1
pA
60
50
80
dB
70
60
82
dB
2.2
0.03
0.12
0.16
RL = 600Ω to V+/2
0.07
0.23
0.27
Sourcing, VO = 0V
20
15
31
Sinking, VO = 3.3V
30
25
41
(6)
1.6
V
dB
RL = 10 kΩ to V+/2
VCM = 1V
Units
1.6
V
mA
2.0
3
mA
5.8
V/µs
5
MHz
f = 1 kHz
12.8
nV/√Hz
f = 1 kHz
0.01
pA/√Hz
Electrical Table values apply only for factory testing conditions at the temperature indicated. Factor testing conditions result in very
limited self-heating of the device such that TJ = TA. No ensured specification of parametric performance is indicated in the electrical
tables under conditions of internal self-heating where TJ > TA. Absolute Maximum Ratings indicate junction temperature limits beyond
which the device maybe permanently degraded, either mechanically or electrically.
Boldface limits apply to temperature range of −40°C to 85°C.
All limits are specified by testing or statistical analysis.
Typical values represent the most likely parametric norm.
Input bias current is specified by design.
Number specified is the lower of the positive and negative slew rates.
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
3
LMV716
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
www.ti.com
CONNECTION DIAGRAM
OUT A
1
8
2
7
-
IN A-
-
V
OUT B
+
3
6
+
-
IN A+
+
V
5
4
IN BIN B+
Figure 2. Top View - 8-Pin VSSOP
Simplified Schematic
V
+
VBIAS
IP
MP3
Q2
MP1
IN
+
MP4
Q1
MP2
IN
-
CLASS AB
CONTROL
OUT
MN3
Q3
Q4
Q5
Q6
VBIAS
V
4
-
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
LMV716
www.ti.com
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
Typical Performance Characteristics
Unless otherwise specified, V+ 3.3V, TJ = 25°C.
Supply Current
vs.
Supply Voltage
Offset Voltage
vs.
Common Mode
1.7
2
VS = 3.3V
1.6
85°C
1.8
85°C
1.5
1.7
25°C
1.6
1.4
VOS (mV)
SUPPLY CURRENT (mA)
1.9
1.5
1.4
1.3
-40°C
1.3
25°C
1.2
1.1
1.2
-40°C
1
1.1
1
2.7
3.2
3.7
4.2
0.9
4.7
0
0.5
1
SUPPLY VOLTAGE (V)
1.5
2
Figure 3.
Figure 4.
Input Bias Current
vs.
Common Mode
Input Bias Current
vs.
Common Mode
0
0
T = 85°C
T = 25°C
-100
INPUT BIAS CURRENT (fA)
INPUT BIAS CURRENT (pA)
-10
-20
-30
-40
-50
-60
-200
-300
-400
-500
-600
-70
-80
0
0.5
1
1.5
2
2.5
3
-700
3.5
0.5
0
1
1.5
VCM (V)
2
2.5
3
3.5
VCM (V)
Figure 5.
Figure 6.
Input Bias Current
vs.
Common Mode
Output Positive Swing
vs.
Supply Voltage
160
0
T = -40°C
RL = 600:
140
VOUT FROM V (mV)
-5
-10
+
INPUT BIAS CURRENT (fA)
2.3
VCM (V)
-15
-20
-25
-30
120
25°C
85°C
100
80
-40°C
60
40
20
-35
0
0.5
1
1.5
2
2.5
3
3.5
0
2.7
3.2
3.7
4.2
VCM (V)
SUPPLY VOLTAGE (V)
Figure 7.
Figure 8.
4.7
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
5
LMV716
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics (continued)
+
Unless otherwise specified, V 3.3V, TJ = 25°C.
Output Negative Swing
vs.
Supply Voltage
Output Positive Swing
vs.
Supply Voltage
120
20
RL = 600:
16
85°C
25°C
VOUT FROM V (mV)
80
+
VOUT FROM GND (mV)
RL = 10 k:
18
100
60
-40°C
40
14
12
85°C
25°C
10
8
6
4
20
-40°C
2
0
2.7
40
3.2
3.7
4.2
0
2.7
4.7
3.7
4.2
SUPPLY VOLTAGE (V)
Figure 9.
Figure 10.
Output Negative Swing
vs.
Supply Voltage
Sinking Current
vs.
VOUT
4.7
50
RL = 10 k:
VS = 3.3V
35
85°C
40
30
25°C
85°C
25
ISINK (mA)
VOUT FROM GND (mV)
3.2
SUPPLY VOLTAGE (V)
20
15
25°C
30
-40°C
20
-40°C
10
10
5
0
2.7
0
3.2
3.7
4.2
4.7
0.5
0
1
SUPPLY VOLTAGE (V)
1.5
2
2.5
3 3.3
VOUT (V)
Figure 11.
Figure 12.
Sourcing Current
vs.
VOUT
PSRR
vs.
Frequency
120
40
VS = 3.3V
85°C
100
-PSRR
PSRR (dB)
ISOURCE (mA)
30
25°C
20
-40°C
80
+PSRR
60
40
10
20
0
0
0
0.5
1
1.5
2
2.5
3 3.3
VOUT (V)
1k
10k
100k
1M
FREQUENCY (Hz)
Figure 13.
6
100
Figure 14.
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
LMV716
www.ti.com
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
Typical Performance Characteristics (continued)
+
Unless otherwise specified, V 3.3V, TJ = 25°C.
CMRR
vs.
Frequency
Crosstalk Rejection
90
140
CROSSTALK REJECTION (dB)
80
70
CMRR (dB)
60
50
40
30
20
120
100
80
60
40
20
10
0
0
10
100
1k
10k
100k
1M
10
FREQUENCY (Hz)
100
1k
10k
100k
FREQUENCY (Hz)
Inverting Large Signal Pulse Response
Inverting Small Signal Pulse Response
OUTPUT
OUTPUT
(0.9 V/DIV)
(50 mV/DIV)
INPUT
Figure 16.
INPUT
Figure 15.
TIME (10 Ps/DIV)
TIME (10 Ps/DIV)
Non-Inverting Large Signal Pulse Response
Non-Inverting Small Signal Pulse Response
OUTPUT
OUTPUT
(0.9 V/DIV)
(50 mV/DIV)
INPUT
Figure 18.
INPUT
Figure 17.
TIME (10 Ps/DIV)
TIME (10 Ps/DIV)
Figure 19.
Figure 20.
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
7
LMV716
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
www.ti.com
Typical Performance Characteristics (continued)
+
Unless otherwise specified, V 3.3V, TJ = 25°C.
Open Loop Frequency
vs.
RL
Open Loop Frequency Response over Temperature
VS = ±1.65V
180
140
CL = 20 pF
158
140
135
120
113
100
RL = 10 M:
80
90
60
40
RL = 10 k:
RL = 10 M:
0
-20
1k
10k
100k
RL = 10 k:
CL = 20 pF
23
20
0
0
180
158
135
PHASE
113
-40°C
60
40
GAIN
90
68
85°C
45
25°C
23
0
-40°C, 25°C, 85°C
-20
1k
-23
10M
1M
203
VS ±1.65V
80
45
10k
100k
1M
-23
10M
FREQUENCY (Hz)
FREQUENCY (Hz)
Figure 21.
Figure 22.
Open Loop Frequency Response
vs.
CL
Open Loop Frequency Response
vs.
CL
203
180
160 500 pF, 1000 pF
180
160 500 pF, 1000 pF
180
140
158
140
158
120
135
120
135
100
CL = 20 pF, 50 pF, 100 pF, 200 pF,
PHASE
CL = 20 pF
113
80
90
60
68
40 GAIN
20 TEMP = 25°C
0
RL = 10 k:
-20
1k
10k
100k
0
-23
10M
1M
CL = 20 pF
80
113
90
60
68
GAIN
45
20 TEMP = 25°C
VS = ±1.65V
0
RL = 600:
-20
1k
10k
23
CL = 1000 pF
100 PHASE
40
45
VS = ±1.65V
203
CL = 20 pF, 50 pF, 100 pF, 200 pF,
GAIN (dB)
180
RL = 600:
RL = 600:
20
68
RL = 10 k:
GAIN
PHASE (°)
100
PHASE (°)
GAIN (dB)
PHASE
GAIN (dB)
160
120
GAIN (dB)
180
160
PHASE (°)
TEMP = 25°C
203
PHASE (°)
180
23
0
CL = 1000 pF
100k
1M
FREQUENCY (Hz)
FREQUENCY (Hz)
Figure 23.
Figure 24.
-23
10M
Voltage Noise
vs.
Frequency
VOLTAGE NOISE (nV/ Hz)
1000
100
12.8 (nV/ Hz)
10
1
1
10
100
1k
10k
100k
FREQUENCY (Hz)
Figure 25.
8
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
LMV716
www.ti.com
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
APPLICATION INFORMATION
With the low supply current of only 1.6 mA, the LMV716 offers users the ability to maximize battery life. This
makes the LMV716 ideal for battery powered systems. The LMV716’s rail-to-rail output swing provides the
maximum possible dynamic range at the output. This is particularly important when operating on low supply
voltages.
CAPACITIVE LOAD TOLERANCE
The LMV716, when in a unity-gain configuration, can directly drive large capacitive loads in unity-gain without
oscillation. The unity-gain follower is the most sensitive configuration to capacitive loading; direct capacitive
loading reduces the phase margin of amplifiers. The combination of the amplifier’s output impedance and the
capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation. To drive
a heavier capacitive load, the circuit in Figure 26 can be used.
Figure 26. Indirectly Driving a Capacitive Load using Resistive Isolation
In Figure 26, the isolation resistor RISO and the load capacitor CL form a pole to increase stability by adding more
phase margin to the overall system. The desired performance depends on the value of RISO. The bigger the RISO
resistor value, the more stable VOUT will be.
The circuit in Figure 27 is an improvement to the one in Figure 26 because it provides DC accuracy as well as
AC stability. If there were a load resistor in Figure 26, the output would be voltage divided by RISO and the load
resistor. Instead, in Figure 27, RF provides the DC accuracy by using feed-forward techniques to connect VIN to
RL. Due to the input bias current of the LMV716, the designer must be cautious when choosing the value of RF.
CF and RISO serve to counteract the loss of phase margin by feeding the high frequency component of the output
signal back to the amplifier’s inverting input, thereby preserving phase margin in the overall feedback loop.
Increased capacitive drive is possible by increasing the value of CF. This in turn will slow down the pulse
response.
Figure 27. Indirectly Driving a Capacitive Load with DC Accuracy
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
9
LMV716
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
www.ti.com
DIFFERENCE AMPLIFIER
The difference amplifier allows the subtraction of two voltages or, as a special case, the cancellation of a signal
common to two inputs. It is useful as a computational amplifier in making a differential to single-ended conversion
or in rejecting a common mode signal.
Figure 28. Difference Amplifier
(1)
SINGLE-SUPPLY INVERTING AMPLIFIER
There may be cases where the input signal going into the amplifier is negative. Because the amplifier is
operating in single supply voltage, a voltage divider using R3 and R4 is implemented to bias the amplifier so the
inverting input signal is within the input common voltage range of the amplifier. The capacitor C1 is placed
between the inverting input and resistor R1 to block the DC signal going into the AC signal source, VIN. The
values of R1 and C1 affect the cutoff frequency, fc = ½π R1C1. As a result, the output signal is centered around
mid-supply (if the voltage divider provides V+/2 at the non-inverting input). The output can swing to both rails,
maximizing the signal-to-noise ratio in a low voltage system.
Figure 29. Single-supply Inverting Amplifier
(2)
INSTRUMENTATION AMPLIFIER
Measurement of very small signals with an amplifier requires close attention to the input impedance of the
amplifier, the overall signal gain from both inputs to the output, as well as, the gain from each input to the output.
This is because we are only interested in the difference of the two inputs and the common signal is considered
noise. A classic solution is an instrumentation amplifier. Instrumentation amplifiers have a finite, accurate, and
stable gain. Also they have extremely high input impedances and very low output impedances. Finally they have
an extremely high CMRR so that the amplifier can only respond to the differential signal.
10
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
LMV716
www.ti.com
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
Three-Op-Amp Instrumentation Amplifier
A typical instrumentation amplifier is shown in Figure 30.
V1
+
V01
-
R2
KR2
R1
R1
R11 = a
+
VOUT
R1
V2
+
V02
R2
KR2
Figure 30. Three-Op-Amp Instrumentation Amplifier
There are two stages in this configuration. The last stage, the output stage, is a differential amplifier. In an ideal
case the two amplifiers of the first stage, the input stage, would be set up as buffers to isolate the inputs.
However they cannot be connected as followers due to the mismatch of real amplifiers. The circuit in Figure 30
utilizes a balancing resistor between the two amplifiers to compensate for this mismatch. The product of the two
stages of gain will be the gain of the instrumentation amplifier circuit. Ideally, the CMRR should be infinite.
However the output stage has a small non-zero common mode gain which results from resistor mismatch.
In the input stage of the circuit, current is the same across all resistors. This is due to the high input impedance
and low input bias current of the LMV716. With the node equations we have:
GIVEN: I R = I R
11
1
(3)
By Ohm’s Law:
VO1 - VO2 = (2R1 + R11) IR
11
= (2a + 1) R11 x IR
11
= (2a + 1) V R
11
(4)
However:
VR
11 = V1 - V2
(5)
So we have:
(6)
Now looking at the output of the instrumentation amplifier:
KR2
VO =
R2
(VO2 - VO1)
= -K (VO1 - VO2)
(7)
Substituting from Equation 6:
VO = -K (2a + 1) (V1 - V2)
(8)
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
11
LMV716
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
www.ti.com
This shows the gain of the instrumentation amplifier to be:
−K(2a+1)
(9)
Typical values for this circuit can be obtained by setting: a = 12 and K = 4. This results in an overall gain of −100.
Three LMV716 amplifiers are used along with 1% resistors to minimize resistor mismatch. Resistors used to build
the circuit are: R1 = 21.6 kΩ, R11 = 1.8 kΩ, R2 = 2.5 kΩ with K = 40 and a = 12. This results in an overall gain of
−K(2a+1) = −1000.
Two-Op-Amp Instrumentation Amplifier
A two-op-amp instrumentation amplifier can also be used to make a high-input impedance DC differential
amplifier Figure 31). As in the three op amp circuit, this instrumentation amplifier requires precise resistor
matching for good CMRR. R4 should be equal to R1, and R3 should equal R2.
Figure 31. Two-Op-Amp Instrumentation Amplifier
(10)
ACTIVE FILTERS
Active filters are circuits with amplifiers, resistors, and capacitors. The use of amplifiers instead of inductors,
which are used in passive filters, enhances the circuit performance while reducing the size and complexity of the
filter. The simplest active filters are designed using an inverting op amp configuration where at least one reactive
element has been added to the configuration. This means that the op amp will provide "frequency-dependent"
amplification, since reactive elements are frequency dependent devices.
Low Pass Filter
The following shows a very simple low pass filter.
C
R2
R1
Vi
VOUT
+
Figure 32. Low Pass Filter
12
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
LMV716
www.ti.com
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
The transfer function can be expressed as follows:
By KCL:
-Vi
VO
VO
-
R1
-
1
jwc
R2
=O
(11)
Simplifying this further results in:
-R2
1
R1
jwcR2 +1
VO =
Vi
(12)
or
VO
Vi
-R2
1
R1
jwcR2 +1
=
(13)
Now, substituting ω=2πf, so that the calculations are in f(Hz) rather than in ω(rad/s), and setting the DC gain
- R2
R1
VO
= HO
H=
and
H = HO
fO =
set:
Vi
1
j2SfcR2 +1
(14)
1
2SR1C
H = HO
1
1 + j (f/fo)
(15)
Low pass filters are known as lossy integrators because they only behave as integrators at higher frequencies.
The general form of the bode plot can be predicted just by looking at the transfer function. When the f/fO ratio is
small, the capacitor is, in effect, an open circuit and the amplifier behaves at a set DC gain. Starting at fO, which
is the −3 dB corner, the capacitor will have the dominant impedance and hence the circuit will behave as an
integrator and the signal will be attenuated and eventually cut. The bode plot for this filter is shown in Figure 33.
|H|
dB
|HO|
-20dB/dec
0
f = fo
f (Hz)
Figure 33. Low Pass Filter Transfer Function
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
13
LMV716
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
www.ti.com
High Pass Filter
The transfer function of a high pass filter can be derived in much the same way as the previous example. A
typical first order high pass filter is shown below:
C
R1
R2
Vi
VOUT
+
Figure 34. High Pass Filter
Writing the KCL for this circuit :
(V1 denotes the voltage between C and R1)
V1 - V
V1 - Vi
=
1
jwC
-
R1
(16)
-
V- + VO
V + V1
=
R1
R2
(17)
Solving these two equations to find the transfer function and using:
fO =
1
2SR1C
(18)
VO
-R2
HO =
(high frequency gain)
R1
H=
and
Vi
Which gives:
H = HO
j (f/fo)
1 + j (f/fo)
(19)
Looking at the transfer function, it is clear that when f/fO is small, the capacitor is open and therefore, no signal is
getting to the amplifier. As the frequency increases the amplifier starts operating. At f = fO the capacitor behaves
like a short circuit and the amplifier will have a constant, high frequency gain of HO. Figure 35 shows the transfer
function of this high pass filter.
|H|
dB
|HO|
-20dB/dec
0
f = fo
f (Hz)
Figure 35. High Pass Filter Transfer Function
14
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
LMV716
www.ti.com
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
Band Pass Filter
Combining a low pass filter and a high pass filter will generate a band pass filter. Figure 36 offers an example of
this type of circuit.
C2
R2
R1
C1
Vi
VOUT
+
Figure 36. Band Pass Filter
In this network the input impedance forms the high pass filter while the feedback impedance forms the low pass
filter. If the designer chooses the corner frequencies so that f1 < f2, then all the frequencies between, f1 ≤ f ≤ f2,
will pass through the filter while frequencies below f1 and above f2 will be cut off.
The transfer function can be easily calculated using the same methodology as before and is shown in Figure 37.
H = HO
j (f/f1)
[1 + j (f/f1)] [1 + j (f/f2)]
(20)
Where
f1 =
1
2SR1C1
f2 =
1
2SR2C2
HO =
-R2
R1
(21)
|H
|
dB
|HO|
-20dB/dec
20dB/dec
0
f1
f2
f (Hz)
Figure 37. Band Pass Filter Transfer Function
STATE VARIABLE ACTIVE FILTER
State variable active filters are circuits that can simultaneously represent high pass, band pass, and low pass
filters. The state variable active filter uses three separate amplifiers to achieve this task. A typical state variable
active filter is shown in Figure 38. The first amplifier in the circuit is connected as a gain stage. The second and
third amplifiers are connected as integrators, which means they behave as low pass filters. The feedback path
from the output of the third amplifier to the first amplifier enables this low frequency signal to be fed back with a
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
15
LMV716
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
www.ti.com
finite and fairly low closed loop gain. This is while the high frequency signal on the input is still gained up by the
open loop gain of the first amplifier. This makes the first amplifier a high pass filter. The high pass signal is then
fed into a low pass filter. The outcome is a band pass signal, meaning the second amplifier is a band pass filter.
This signal is then fed into the third amplifiers input and so, the third amplifier behaves as a simple low pass
filter.
R4
R1
C2
VIN
R2
-
A1
R5
C3
R3
VHP
+
-
A2
VBP
+
A3
+
VLP
R6
Figure 38. State Variable Active Filter
The transfer function of each filter needs to be calculated. The derivations will be more trivial if each stage of the
filter is shown on its own.
The three components are:
R4
R1
VO
R5
A1
VIN
VO1
+
R6
VO2
C2
R2
VO1
A2
VO2
+
C3
R3
VO2
A3
V
O
+
For A1 the relationship between input and output is:
-R4
VO1 =
16
R1
V0 +
R6
R1 + R4
R5 + R6
R1
VIN +
R5
R1 + R4
R5 + R6
R1
VO2
Submit Documentation Feedback
(22)
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
LMV716
www.ti.com
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
This relationship depends on the output of all the filters. The input-output relationship for A2 can be expressed
as:
VO2 =
-1
VO1
s C 2R 2
(23)
And finally this relationship for A3 is as follows:
VO =
-1
VO2
s C 3R 3
(24)
Re-arranging these equations, one can find the relationship between VO and VIN (transfer function of the low
pass filter), VO1 and VIN (transfer function of the high pass filter), and VO2 and VIN (transfer function of the band
pass filter) These relationships are as follows:
Low Pass Filter
R 1 + R4
R1
VO
VIN
R6
1
R5 + R6 C2C3R2R3
=
2
s +s
1
R5
R1 + R4
C 2R 2
R5 + R6
R1
1
+
C2C3R2R3
(25)
(26)
High Pass Filter
s
VO1
VIN
2
R1 + R 4
R6
R1
R5 + R6
=
2
s +s
1
R5
R1 + R4
C 2R 2
R5 + R6
R1
1
+
C2C3R2R3
(27)
Band Pass Filter
1
R1 + R 4
R6
C 2R 2
R1
R5 + R6
s
VO2
VIN
=
R1 + R4
R5
1
2
s +s
C 2R 2
R5 + R6
R1
1
+
C2C3R2R3
(28)
The center frequency and Quality Factor for all of these filters is the same. The values can be calculated in the
following manner:
1
Zc =
C 2 C 3R 2R 3
and
Q=
C 2R 2
R5 + R6
R1
C 3R 3
R6
R1 + R 4
(29)
Designing a band pass filter with a center frequency of 10 kHz and Quality Factor of 5.5
To do this, first consider the Quality Factor. It is best to pick convenient values for the capacitors. C2 = C3 = 1000
pF. Also, choose R1 = R4 = 30 kΩ. Now values of R5 and R6 need to be calculated. With the chosen values for
the capacitors and resistors, Q reduces to:
Q=
1
11
=
2
2
R5 + R6
R6
(30)
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
17
LMV716
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
www.ti.com
or
R5 = 10R6 R6 = 1.5 kΩ R5 = 15 kΩ
(31)
Also, for f = 10 kHz, the center frequency is ωc = 2πf = 62.8 kHz.
Using the expressions above, the appropriate resistor values will be R2 = R3 = 16 kΩ.
The DC gain of this circuit is:
DC GAIN =
18
R1 + R4
R6
R1
R 5 + R6
= -14.8 dB
(32)
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
LMV716
www.ti.com
SNOSAT9B – APRIL 2006 – REVISED MARCH 2013
REVISION HISTORY
Changes from Revision A (March 2013) to Revision B
•
Page
Changed layout of National Data Sheet to TI format .......................................................................................................... 18
Submit Documentation Feedback
Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: LMV716
19
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
LMV716MM/NOPB
ACTIVE
VSSOP
DGK
8
1000
RoHS & Green
SN
Level-1-260C-UNLIM
-40 to 85
AR3A
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
