Product
Folder
Order
Now
Support &
Community
Tools &
Software
Technical
Documents
OPA365, OPA2365
SBOS365F – JUNE 2006 – REVISED APRIL 2020
OPAx365 50-MHz, Zerø-Crossover, Low-Distortion, High CMRR, RRI/O, Single-Supply
Operational Amplifier
1 Features
3 Description
•
•
The OPAx365 zerø-crossover series, rail-to-rail, highperformance, CMOS operational amplifiers are
optimized for very low voltage, single-supply
applications. Rail-to-rail input or output, low-noise
(4.5 nV/√Hz) and high-speed operation (50-MHz Gain
Bandwidth) make these devices ideal for driving
sampling
analog-to-digital
converters
(ADCs).
Applications include audio, signal conditioning, and
sensor amplification. The OPA365 family of op amps
are also well-suited for cell phone power amplifier
control loops.
1
•
•
•
•
•
Gain Bandwidth: 50 MHz
Zerø-Crossover Distortion Topology:
– Excellent THD+N: 0.0004%
– CMRR: 100 dB (Minimum)
– Rail-to-Rail Input and Output
– Input 100 mV Beyond Supply Rail
Low Noise: 4.5 nV/√Hz at 100 kHz
Slew Rate: 25 V/µs
Fast Settling: 0.3 μs to 0.01%
Precision:
– Low Offset: 100 µV
– Low Input Bias Current: 0.2 pA
2.2-V to 5.5-V Operation
Special features include an excellent common-mode
rejection ratio (CMRR), no input stage crossover
distortion, high input impedance, and rail-to-rail input
and output swing. The input common-mode range
includes both the negative and positive supplies. The
output voltage swing is within 10 mV of the rails.
2 Applications
•
•
•
•
•
•
•
The OPA365 (single version) is available in the
micro-size SOT23-5 (SOT-5) and SOIC-8 packages.
The OPA2365 (dual version) is offered in the SOIC-8
package. All versions are specified for operation from
−40°C to +125°C. Single and dual versions have
identical specifications for maximum design flexibility.
Signal Conditioning
Data Acquisition
Process Control
Active Filters
Test Equipment
Audio
Wideband Amplifiers
Device Information(1)
PART NUMBER
OPA365, OPA2365
PACKAGE
BODY SIZE (NOM)
SOIC (8)
4.90 mm × 3.91 mm
SOT-23 (5)
2.90 mm × 1.60 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Fast Settling Peak Detector
R2
2kΩ
C2
2.2pF
V−
V−
U1
U2
SD1
BAT17
OPA365
VOUT
OPA365
R1
7.5Ω
VIN
V+
V+
C1
10nF
Copyright © 2016, Texas Instruments Incorporated
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
OPA365, OPA2365
SBOS365F – JUNE 2006 – REVISED APRIL 2020
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Device Comparison Table.....................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
3
4
7.1
7.2
7.3
7.4
7.5
7.6
7.7
4
4
4
4
5
5
7
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions.......................
Thermal Information: OP365.....................................
Thermal Information: OPA2365 ................................
Electrical Characteristics...........................................
Typical Characteristics ..............................................
Detailed Description ............................................ 11
8.1 Overview ................................................................. 11
8.2 Functional Block Diagram ....................................... 11
8.3 Feature Description................................................. 12
8.4 Device Functional Modes........................................ 15
9
Application and Implementation ........................ 16
9.1 Application Information............................................ 16
9.2 Typical Application ................................................. 17
9.3 System Examples ................................................... 18
10 Power Supply Recommendations ..................... 21
11 Layout................................................................... 21
11.1 Layout Guidelines ................................................. 21
11.2 Layout Example .................................................... 22
12 Device and Documentation Support ................. 23
12.1
12.2
12.3
12.4
12.5
12.6
12.7
Device Support ....................................................
Documentation Support ........................................
Related Links ........................................................
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
23
24
24
24
24
24
24
13 Mechanical, Packaging, and Orderable
Information ........................................................... 24
4 Revision History
Changes from Revision E (August 2016) to Revision F
•
Page
Added Device Comparison Table .......................................................................................................................................... 3
Changes from Revision D (June 2009) to Revision E
Page
•
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section. ................................................................................................. 1
•
Added current package designators to last paragraph of Description section ...................................................................... 1
2
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
OPA365, OPA2365
www.ti.com
SBOS365F – JUNE 2006 – REVISED APRIL 2020
5 Device Comparison Table
OFFSET
DRIFT
TYPICAL
(uV/C)
MINIMUM GAIN
STABLE
IQ / CHANNEL
TYPICAL (mA)
GAIN
BANDWIDTH
(MHz)
SLEW RATE
(V/µs)
VOLTAGE
NOISE (nV/√Hz)
DEVICE
INPUT TYPE
OPAx365
CMOS
1
1 V/V
4.6
50
25
4.5
OPAx607
CMOS
0.3
6 V/V
0.9
50
24
3.8
OPAx837
Bipolar
0.4
1/V/V
0.6
50
105
4.7
6 Pin Configuration and Functions
OPA365: DBV Package
5-Pin SOT-23
Top View
VOUT
1
V−
2
+IN
3
5
OPA365: D Package
8-Pin SOIC
Top View
V+
NC
4
(1)
(1)
1
8
NC
−IN
2
7
V+
+IN
3
6
VOUT
V−
4
5
NC
−IN
(1)
(1)
NC denotes no internal connection.
OPA2365: D Package
8-Pin SOIC
Top View
VOUTA
1
8
V+
−IN A
2
7
VOUTB
+IN A
3
6
−IN B
V−
4
5
+IN B
Pin Functions: OPA365
PIN
NAME
I/O
DESCRIPTION
SOIC
SOT
–IN
2
4
I
Negative (inverting) input
+IN
3
3
I
Positive (noninverting) input
V–
4
2
—
Negative (lowest) power supply
V+
7
5
—
Positive (highest) power supply
VOUT
6
1
O
Output
1, 5, 8
—
—
No internal connection (can be left floating)
NC
Pin Functions: OPA2365
PIN
I/O
DESCRIPTION
NAME
SOIC
–IN A
2
I
Negative (inverting) input signal, channel A
+IN A
3
I
Positive (noninverting) input signal, channel A
–IN B
6
I
Negative (inverting) input signal, channel B
+IN B
5
I
Positive (noninverting) input signal, channel B
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
3
OPA365, OPA2365
SBOS365F – JUNE 2006 – REVISED APRIL 2020
www.ti.com
Pin Functions: OPA2365 (continued)
PIN
NAME
I/O
SOIC
DESCRIPTION
V–
4
—
Negative (lowest) power supply
V+
8
—
Positive (highest) power supply
VOUTA
1
O
Output, channel A
VOUTB
7
O
Output, channel B
7 Specifications
7.1 Absolute Maximum Ratings
Over operating free-air temperature range (unless otherwise noted). (1)
MIN
Supply voltage
Voltage
Current
(3)
V
0.5
V
Signal input terminals, current (2)
–10
10
mA
150
°C
150
°C
150
°C
Continuous
–40
Junction, TJ
Storage, Tstg
(2)
5.5
–0.5
Operating, TA
(1)
UNIT
Signal input terminals, voltage (2)
Output short-circuit (3)
Temperature
MAX
–65
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should
be current limited to 10 mA or less.
Short-circuit to ground, one amplifier per package.
7.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)
±4000
Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)
±1000
Machine model
±400
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
7.3 Recommended Operating Conditions
Over operating free-air temperature range (unless otherwise noted).
MIN
Power supply voltage, (V+) – (V–)
NOM
MAX
UNIT
2.2
5.5
V
Specified temperature
−40
+125
°C
Operating temperature
−40
+150
°C
7.4 Thermal Information: OP365
OPA365
THERMAL METRIC (1)
DBV (SOT-23)
D (SOIC)
5 PINS
8 PINS
UNIT
RθJA
Junction-to-ambient thermal resistance
206.9
140.1
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
69.4
89.8
°C/W
RθJB
Junction-to-board thermal resistance
34.2
80.6
°C/W
(1)
4
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
OPA365, OPA2365
www.ti.com
SBOS365F – JUNE 2006 – REVISED APRIL 2020
Thermal Information: OP365 (continued)
OPA365
THERMAL METRIC (1)
DBV (SOT-23)
D (SOIC)
5 PINS
8 PINS
UNIT
ψJT
Junction-to-top characterization parameter
1.8
28.7
°C/W
ψJB
Junction-to-board characterization parameter
33.9
80.1
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
n/a
n/a
°C/W
7.5 Thermal Information: OPA2365
OPA2365
THERMAL METRIC (1)
D (SOIC)
UNIT
8 PINS
RθJA
Junction-to-ambient thermal resistance
115.5
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
60.1
°C/W
RθJB
Junction-to-board thermal resistance
56.9
°C/W
ψJT
Junction-to-top characterization parameter
9.5
°C/W
ψJB
Junction-to-board characterization parameter
56.3
°C/W
RθJC(bot)
Junction-to-case (bottom) thermal resistance
n/a
°C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
7.6 Electrical Characteristics
At TA = 25°C, RL = 10 kΩ connected to VS/2, VCM = VS/2, and VOUT = VS/2, unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
100
200
UNIT
OFFSET VOLTAGE
VOS
Input offset voltage
dVOS/dT
Input offset voltage versus drift
At TA = −40°C to +125°C
1
µV/°C
PSRR
Input offset voltage versus power supply
VS = 2.2 V to 5.5 V,
at TA = −40°C to +125°C
10
µV/V
0.2
µV/V
Channel separation, DC
µV
INPUT BIAS CURRENT
IB
Input bias current
IOS
Input offset current
±0.2
Over temperature At TA = −40°C to +125°C
±10
pA
See Typical Characteristics
±0.2
±10
pA
NOISE
en
Input voltage noise
f = 0.1 Hz to 10 Hz
en
Input voltage noise density
f = 100 kHz
in
Input current noise density
f = 10 kHz
5
µVPP
4.5
nV/√Hz
4
fA/√Hz
INPUT VOLTAGE RANGE
VCM
Common-mode voltage range
CMRR
Common-mode rejection ratio
(V–) –
0.1
(V−) − 0.1 V ≤ VCM ≤ (V+) + 0.1 V,
at TA = −40°C to +125°C
100
(V+) +
0.1
V
120
dB
Differential
6
pF
Common-mode
2
pF
INPUT CAPACITANCE
OPEN-LOOP GAIN
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
5
OPA365, OPA2365
SBOS365F – JUNE 2006 – REVISED APRIL 2020
www.ti.com
Electrical Characteristics (continued)
At TA = 25°C, RL = 10 kΩ connected to VS/2, VCM = VS/2, and VOUT = VS/2, unless otherwise noted.
PARAMETER
AOL
TEST CONDITIONS
Open-loop voltage gain
MIN
TYP
MAX
UNIT
RL = 10 kΩ, 100 mV < VO < (V+) – 100
mV,
at TA = −40°C to +125°C
100
120
dB
RL = 600 Ω, 200 mV < VO < (V+) – 200
mV
100
120
dB
RL = 600 Ω, 200 mV < VO < (V+) – 200
mV,
at TA = −40°C to +125°C
94
dB
FREQUENCY RESPONSE
GBW
Gain-bandwidth product
VS = 5 V
50
MHz
SR
Slew rate
VS = 5 V , G = 1
25
V/µs
tS
Settling time
ns
THD+N
0.1%
VS = 5 V , 4-V step, G = +1
200
0.01%
VS = 5 V, 4-V step, G = +1
300
ns
< 0.1
µs
Overload recovery time
VS = 5 V, VIN x Gain > VS
Total harmonic distortion + noise (1)
VS = 5 V, RL = 600 Ω, VO = 4 VPP,
G = 1, f = 1 kHz
Voltage output swing from rail
RL = 10 kΩ, VS = 5.5 V,
at TA = −40°C to +125°C
0.0004%
OUTPUT
ISC
Short-circuit current
CL
Capacitive load drive
10
20
±65
mV
mA
See Typical Characteristics
Open-loop output impedance
f = 1 MHz, IO = 0 mA
30
Ω
POWER SUPPLY
VS
IQ
(1)
6
Specified voltage range
Quiescent current
per amplifier
2.2
IO = 0 mA
Over temperature At TA = −40°C to +125°C
5.5
4.6
5
5
V
mA
3rd-order filter; bandwidth 80 kHz at −3 dB.
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
OPA365, OPA2365
www.ti.com
SBOS365F – JUNE 2006 – REVISED APRIL 2020
7.7 Typical Characteristics
At TA = 25°C, VS = 5 V, and CL = 0 pF, unless otherwise noted.
140
140
0
CMRR
120
120
80
−90
60
40
Gain
20
−135
Phase (°)
Voltage Gain (dB)
Phase
100
PSRR, CMRR (dB)
−45
100
80
PSRR
60
40
20
0
−20
10
100
1k
10k
100k
1M
10M
−180
100M
0
10
100
1k
10k
100k
1M
10M
100M
Frequency (Hz)
Frequency (Hz)
Figure 1. Open-Loop Gain and Phase vs Frequency
Figure 2. Power-Supply and Common-Mode Rejection Ratio
vs Frequency
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0
−200
−180
−160
−140
−120
−100
−80
−60
−40
−20
0
20
40
60
80
100
120
140
160
180
200
Population
Population
VS = 5.5V
Offset Voltage Drift (µV/°C)
Offset Voltage (µV)
Figure 3. Offset Voltage Production Distribution
Figure 4. Offset Voltage Drift Production Distribution
500
1000
900
400
700
300
600
IB (pA)
Input Bias (pA)
800
500
400
200
VCM Specified Range
300
100
200
100
0
−50
−25
0
25
50
75
100
125
0
−25
−0.5 0
0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5
Temperature (°C)
VCM (V)
Figure 5. Input Bias Current vs Temperature
Figure 6. Input Bias Current vs Common-Mode Voltage
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
7
OPA365, OPA2365
SBOS365F – JUNE 2006 – REVISED APRIL 2020
www.ti.com
Typical Characteristics (continued)
At TA = 25°C, VS = 5 V, and CL = 0 pF, unless otherwise noted.
3
1
−40°C
−40°C
0
+25°C
+125°C
VS = ±1.1V
VS = ±2.75V
2
Output Voltage (V)
2
Output Voltage (V)
3
VS = ±1.1V
VS = ±2.75V
+25°C
+125°C
−1
−2
1
+25°C
0
+125°C +25°C −40°C +125°C
−1
−2
−3
−3
0
10
20
30
40
50
60
70
80
90
100
0
10
20
30
Output Current (mA)
40
50
60
70
80
90
100
Output Current (mA)
Figure 7. OPA365 Output Voltage vs Output Current
Figure 8. OPA2365 Output Voltage vs Output Current
4.75
70
60
50
40
30
20
10
0
−10
−20
−30
−40
−50
−60
−70
−80
Dual
Quiescent Current (mA)
Short−Circuit Current (mA)
−40°C
Single
VS = ±2.75V
4.50
4.25
4.00
3.75
−50
−25
0
25
50
75
100
125
2.2 2.5
3.0
3.5
4.0
4.5
5.0
5.5
Temperature (°C)
Supply Voltage (V)
Figure 9. Short-Circuit Current vs Temperature
Figure 10. Quiescent Current vs Supply Voltage
4.74
4.68
2µV/div
Quiescent Current (mA)
4.80
4.62
4.56
4.50
−50
−25
0
25
50
75
100
125
1s/div
Temperature (°C)
Figure 11. Quiescent Current vs Temperature
8
Figure 12. 0.1-Hz to 10-Hz Input Voltage Noise
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
OPA365, OPA2365
www.ti.com
SBOS365F – JUNE 2006 – REVISED APRIL 2020
Typical Characteristics (continued)
At TA = 25°C, VS = 5 V, and CL = 0 pF, unless otherwise noted.
1k
0.01
VO = 1VRMS
0.001
Voltage Noise (nV/√Hz)
THD+N (%)
G = 10, RL = 600Ω
VO = 1.448VRMS
100
10
VO = 1VRMS
G = +1, RL = 600Ω
0.0001
1
10
100
1k
10k
10
20k
100
Frequency (Hz)
Figure 13. Total Harmonic Distortion + Noise vs Frequency
Output Voltage (50mV/div)
Overshoot (%)
10k
100k
Figure 14. Input Voltage Noise Spectral Density
60
50
1k
Frequency (Hz)
G = +1
40
G= −1
30
G = +10
20
G=1
RL = 10kΩ
VS = ±2.5
10
G= −10
0
0
Time (50ns/div)
1k
100
Capacitive Load (pF)
Figure 16. Small-Signal Step Response
G=1
RL = 10kΩ
VS = ±2.5
Output Voltage (50mV/div)
Output Voltage (1V/div)
Figure 15. Overshoot vs Capacitive Load
G=1
RL = 600Ω
VS = ±2.5
Time (250ns/div)
Time (50ns/div)
Figure 17. Large-Signal Step Response
Figure 18. Small-Signal Step Response
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
9
OPA365, OPA2365
SBOS365F – JUNE 2006 – REVISED APRIL 2020
www.ti.com
Typical Characteristics (continued)
Output Voltage (1V/div)
At TA = 25°C, VS = 5 V, and CL = 0 pF, unless otherwise noted.
G=1
RL = 600Ω
VS = ±2.5
Time (250ns/div)
Figure 19. Large-Signal Step Response
10
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
OPA365, OPA2365
www.ti.com
SBOS365F – JUNE 2006 – REVISED APRIL 2020
8 Detailed Description
8.1 Overview
The OPAx365 series of operational amplifiers feature rail-to-rail, high performance that make these devices an
excellent choice for driving ADCs. Other typical applications include signal conditioning, cell phone power
amplifier control loops, audio, and sensor amplification. The OPAx365 is a wideband amplifier that may be
operated with either a single supply or dual supplies.
Furthermore, the OPA365 amplifier parameters are fully specified from 2.2 V to 5.5 V. Many of the specifications
apply from −40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or
temperature are presented in the Typical Characteristics.
8.2 Functional Block Diagram
VS
Regulated
Charge Pump
VO U T = VC C +1.8V
VC C + 1.8V
IB IAS
Patent Pending
Very Low Ripple
Topology
IB IA S
IBI A S
VIN −
VO U T
VI N +
IB IA S
Copyright © 2016, Texas Instruments Incorporated
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
11
OPA365, OPA2365
SBOS365F – JUNE 2006 – REVISED APRIL 2020
www.ti.com
8.3 Feature Description
8.3.1 Rail-to-Rail Input
The OPA365 product family features true rail-to-rail input operation, with supply voltages as low as ±1.1 V
(2.2 V). A unique zerø-crossover input topology eliminates the input offset transition region typical of many rail-torail, complementary stage operational amplifiers. This topology also allows the OPA365 to provide superior
common-mode performance over the entire input range, which extends 100 mV beyond both power-supply rails,
as shown in Figure 20. When driving ADCs, the highly linear VCM range of the OPA365 assures that the op amp
or ADC system linearity performance is not compromised.
200
VS = ±2.75V
150
100
OPA365
VOS (µV)
50
0
−50
−100
Competitors
−150
−200
−3
−2
−1
0
1
2
3
Common−Mode Voltage (V)
Figure 20. OPA365 Linear Offset Over the Entire Common-Mode Range
A simplified schematic illustrating the rail-to-rail input circuitry is shown in the Functional Block Diagram.
8.3.2 Input and ESD Protection
The OPA365 incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of
input and output pins, this protection primarily consists of current steering diodes connected between the input
and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, provided
that the current is limited to 10 mA as stated in the Absolute Maximum Ratings. Figure 21 shows how a series
input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal
noise at the amplifier input and its value must be kept to the minimum in noise-sensitive applications.
V+
I OVERLOAD
10mA max
OPA365
VOUT
VIN
5kΩ
Copyright © 2016, Texas Instruments Incorporated
Figure 21. Input Current Protection
8.3.3 Capacitive Loads
The OPA365 may be used in applications where driving a capacitive load is required. As with all op amps, there
may be specific instances where the OPA365 can become unstable, leading to oscillation. The particular op amp
circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing
whether an amplifier will be stable in operation. An op amp in the unity-gain (+1 – V/V) buffer configuration and
driving a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise
gain. The capacitive load, in conjunction with the op amp output resistance, creates a pole within the feedback
loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading
increases.
12
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
OPA365, OPA2365
www.ti.com
SBOS365F – JUNE 2006 – REVISED APRIL 2020
Feature Description (continued)
When operating in the unity-gain configuration, the OPA365 remains stable with a pure capacitive load up to
approximately 1 nF. The equivalent series resistance (ESR) of some very large capacitors (CL > 1 μF) is
sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing
the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased
capability is evident when observing the overshoot response of the amplifier at higher voltage gains. See
Figure 15.
One technique for increasing the capacitive load drive capability of the amplifier operating in unity gain is to insert
a small resistor, typically 10 Ω to 20 Ω, in series with the output; see Figure 22. This resistor significantly reduces
the overshoot and ringing associated with large capacitive loads. A possible problem with this technique is that a
voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive
load. The voltage divider introduces a gain error at the output that reduces the output swing. The error
contributed by the voltage divider may be insignificant. For instance, with a load resistance, RL = 10 kΩ, and RS =
20 Ω, the gain error is only about 0.2%. However, when RL is decreased to 600 Ω, which the OPA365 is able to
drive, the error increases to 7.5%.
V+
RS
VOUT
OPA365
10Ω to
20Ω
VIN
RL
CL
Copyright © 2016, Texas Instruments Incorporated
Figure 22. Improving Capacitive Load Drive
8.3.4 Achieving an Output Level of Zero Volts (0 V)
Certain single-supply applications require the op amp output to swing from 0 V to a positive full-scale voltage and
have high accuracy. An example is an op amp employed to drive a single-supply ADC having an input range
from 0 V to 5 V. Rail-to-rail output amplifiers with very light output loading may achieve an output level within
millivolts of 0 V (or +VS at the high end), but not 0 V. Furthermore, the deviation from 0 V only becomes greater
as the load current required increases. This increased deviation is a result of limitations of the CMOS output
stage.
When a pulldown resistor is connected from the amplifier output to a negative voltage source, the OPA365 can
achieve an output level of 0 V, and even a few millivolts below 0 V. Below this limit, nonlinearity and limiting
conditions become evident. Figure 23 illustrates a circuit using this technique.
A pulldown current of approximately 500 μA is required when OPA365 is connected as a unity-gain buffer. A
practical termination voltage (VNEG) is −5 V, but other convenient negative voltages also may be used. The pulldown resistor RL is calculated from RL = [(VO − VNEG) / (500 μA)].
Using a minimum output voltage (VO) of 0 V, RL = [0 V − (−5 V)] / (500 μA)] = 10 kΩ. Keep in mind that lower
termination voltages result in smaller pulldown resistors that load the output during positive output voltage
excursions.
NOTE
This technique does not work with all op amps and should only be applied to op amps
such as the OPA365 that have been specifically designed to operate in this manner. Also,
operating the OPA365 output at 0 V changes the output stage operating conditions,
resulting in somewhat lower open-loop gain and bandwidth.
Keep these precautions in mind when driving a capacitive load because these conditions can affect circuit
transient response and stability.
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
13
OPA365, OPA2365
SBOS365F – JUNE 2006 – REVISED APRIL 2020
www.ti.com
Feature Description (continued)
V+ = +5V
VOUT
OPA365
VIN
500µA
RP = 10kΩ
Op Amps
Negative
Supply
Grounded
−V = −5V
(Additional
Negative Supply)
Copyright © 2016, Texas Instruments Incorporated
Figure 23. Swing-to-Ground
8.3.5 Active Filtering
The OPA365 is well-suited for active filter applications requiring a wide bandwidth, fast slew rate, low-noise,
single-supply operational amplifier. Figure 24 shows a 500-kHz, second-order, low-pass filter utilizing the
multiple-feedback (MFB) topology. The components have been selected to provide a maximally-flat Butterworth
response. Beyond the cutoff frequency, roll-off is −40 dB/dec. The Butterworth response is ideal for applications
requiring predictable gain characteristics such as the anti-aliasing filter used ahead of an ADC.
R3
549Ω
C2
150pF
V+
R1
549Ω
R2
1.24kΩ
VIN
OPA365
C1
1nF
VOUT
V−
Copyright © 2016, Texas Instruments Incorporated
Figure 24. Second-Order Butterworth, 500-kHz Low-Pass Filter
One point to observe when considering the MFB filter is that the output is inverted, relative to the input. If this
inversion is not required, or not desired, a noninverting output can be achieved through one of these options:
• adding an inverting amplifier;
• adding an additional second-order MFB stage; or
• using a noninverting filter topology such as the Sallen-Key.
The Sallen-Key topology is shown in Figure 25.
14
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
OPA365, OPA2365
www.ti.com
SBOS365F – JUNE 2006 – REVISED APRIL 2020
Feature Description (continued)
C3
220pF
R1
1.8kΩ
R2
19.5kΩ
R3
150kΩ
VIN = 1VRMS
C1
3.3nF
C2
47pF
OPA365
VOUT
Copyright © 2016, Texas Instruments Incorporated
Figure 25. Configured as a Three-Pole, 20-kHz, Sallen-Key Filter
8.4 Device Functional Modes
The OPA365 family has a single functional mode and are operational when the power-supply voltage is greater
than 2.2 V (±1.1 V). The maximum power supply voltage for the OPA365 family is 5.5 V (±2.75 V).
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
15
OPA365, OPA2365
SBOS365F – JUNE 2006 – REVISED APRIL 2020
www.ti.com
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
9.1.1 Basic Amplifier Configurations
As with other single-supply op amps, the OPA365 may be operated with either a single supply or dual supplies.
A typical dual-supply connection is shown in Figure 26, which is accompanied by a single-supply connection. The
OPA365 is configured as a basic inverting amplifier with a gain of −10 V/V. The dual-supply connection has an
output voltage centered on zero, while the single-supply connection has an output centered on the commonmode voltage VCM. For the circuit shown, this voltage is 1.5 V, but may be any value within the common-mode
input voltage range. The OPA365 VCM range extends 100 mV beyond the power-supply rails.
R2
10kΩ
R2
10kΩ
+3V
+1.5V
R1
1kΩ
C1
100nF
V+
OPA365
VIN
C1
100nF
R1
1kΩ
V+
OPA365
VOUT
VIN
V−
VOUT
V−
C2
100nF
VCM = 1.5V
−1.5V
a) Dual Supply Connection
b) Single−Supply Connection
Copyright © 2016, Texas Instruments Incorporated
Figure 26. Basic Circuit Connections
Figure 27 shows a single-supply, electret microphone application where VCM is provided by a resistive divider.
The divider also provides the bias voltage for the electret element.
16
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
OPA365, OPA2365
www.ti.com
SBOS365F – JUNE 2006 – REVISED APRIL 2020
Application Information (continued)
49kΩ
Clean 3.3V Supply
3.3V
4kΩ
OPA365
Electret
Microphone
6kΩ
VOUT
5kΩ
1µF
Copyright © 2016, Texas Instruments Incorporated
Figure 27. Microphone Preamplifier
9.2 Typical Application
Low-pass filters are commonly employed in signal processing applications to reduce noise and prevent aliasing.
The OPA365 is ideally suited to construct high-speed, high-precision active filters. Figure 28 illustrates a secondorder low-pass filter commonly encountered in signal processing applications.
R4
2.94 k
C5
1 nF
R1
590
R3
499
Input
±
Output
+
C2
39 nF
Copyright © 2016, Texas Instruments Incorporated
Figure 28. Second-Order Low-Pass Filter
9.2.1 Design Requirements
Use the following parameters for this design example:
• Gain = 5 V/V (inverting gain)
• Low-pass cutoff frequency = 25 kHz
• Second-order Chebyshev filter response with 3-dB gain peaking in the passband
9.2.2 Detailed Design Procedure
The infinite-gain multiple-feedback circuit for a low-pass network function is shown in Figure 28. Use Equation 1
to calculate the voltage transfer function.
1 R1R3C2C5
Output
s
2
Input
s
s C2 1 R1 1 R3 1 R4 1 R3R4C2C5
(1)
This circuit produces a signal inversion. For this circuit the gain at DC and the low-pass cutoff frequency can be
calculated using Equation 2.
R4
Gain
R1
fC
1
2S
1 R3R 4 C2C5
(2)
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
17
OPA365, OPA2365
SBOS365F – JUNE 2006 – REVISED APRIL 2020
www.ti.com
Typical Application (continued)
Software tools are readily available to simplify filter design. WEBENCH® Filter Designer is a simple, powerful,
and easy-to-use active filter design program. The WEBENCH® Filter Designer lets you create optimized filter
designs using a selection of TI operational amplifiers and passive components from TI's vendor partners.
Available as a web based tool from the WEBENCH Design Center, WEBENCH Filter Designer allows you to
design, optimize, and simulate complete multi-stage active filter solutions within minutes.
9.2.3 Application Curve
20
Gain (db)
0
-20
-40
-60
100
1k
10k
Frequency (Hz)
100k
1M
Figure 29. OPA365 Second-Order 25 kHz, Chebyshev, Low-Pass Filter
9.3 System Examples
9.3.1 Driving an Analog-to-Digital Converter
Very wide common-mode input range, rail-to-rail input and output voltage capability, and high speed make the
OPA365 an ideal driver for modern ADCs. Also, because it is free of the input offset transition characteristics
inherent to some rail-to-rail CMOS op amps, the OPA365 provides low THD and excellent linearity throughout
the input voltage swing range.
Figure 30 shows the OPA365 driving an ADS8326, 16-bit, 250-kSPS converter. The amplifier is connected as a
unity-gain, noninverting buffer and has an output swing to 0 V, making it directly compatible with the ADC minus
full-scale input level. The 0-V level is achieved by powering the OPA365 V− pin with a small negative voltage
established by the diode forward voltage drop. A small, signal-switching diode or Schottky diode provides a
suitable negative supply voltage of −0.3 V to −0.7 V. The supply rail-to-rail is equal to V+, plus the small negative
voltage.
18
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
OPA365, OPA2365
www.ti.com
SBOS365F – JUNE 2006 – REVISED APRIL 2020
System Examples (continued)
+5V
C1
100nF
+5V
R1(1)
100Ω
V+
+IN
OPA365
C3(1)
1nF
V−
VIN
0 to 4.096V
−IN
ADS8326
16−Bit
250kSPS
REF IN
+5V
Optional(2)
R2
500Ω
SD1
BAS40
−5V
C2
100nF
REF3240
4.096V
C4
100nF
Copyright © 2016, Texas Instruments Incorporated
(1)
Suggested value; may require adjustment based on specific application.
(2)
Single-supply applications lose a small number of ADC codes near ground due to op amp output swing limitation. If a
negative power supply is available, this simple circuit creates a −0.3-V supply to allow output swing to true ground
potential.
Figure 30. Driving the ADS8326
One method for driving an ADC that negates the need for an output swing down to 0 V uses a slightly
compressed ADC full-scale input range (FSR). For example, the 16-bit ADS8361 (shown in Figure 31) has a
maximum FSR of 0 V to 5 V, when powered by a 5-V supply and VREF of 2.5 V. The idea is to match the ADC
input range with the op amp full linear output swing range; for example, an output range of 0.1 V to 4.9 V. The
reference output from the ADS8361 ADC is divided down from 2.5 V to 2.4 V using a resistive divider. The ADC
FSR then becomes 4.8 VPP centered on a common- mode voltage of 2.5 V. Current from the ADS8361 reference
pin is limited to approximately ±10 μA. Here, 5 μA was used to bias the divider. The resistors must be precise to
maintain the ADC gain accuracy. An additional benefit of this method is the elimination of the negative supply
voltage; it requires no additional power-supply current.
An RC network, consisting of R1 and C1, is included between the op amp and the ADS8361. It not only provides
a high-frequency filter function, but more importantly serves as a charge reservoir used for charging the
converter internal hold capacitance. This capability assures that the op amp output linearity is maintained as the
ADC input characteristics change throughout the conversion cycle. Depending on the particular application and
ADC, some optimization of the R1 and C1 values may be required for best transient performance.
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
19
OPA365, OPA2365
SBOS365F – JUNE 2006 – REVISED APRIL 2020
www.ti.com
System Examples (continued)
R2
10kΩ
+5V
R1
10kΩ
C1
100nF
V+
+5V
R3(1)
100Ω
−IN
OPA365
VIN
0.1V to 4.9V
C2(1)
V−
1nF
+IN
ADS8361
16−Bit
100kSPS
REF OUT REF IN
+2.5V
R4
20kΩ
NOTE: (1) Suggested value; may require adjustment
based on specific application.
+2.4V
R5
480kΩ
C3
1µF
Copyright © 2016, Texas Instruments Incorporated
Figure 31. Driving the ADS8361
Figure 32 illustrates the OPA2365 dual op amp providing signal conditioning within an ADS1258 bridge sensor
circuit. It follows the ADS1258 16:1 multiplexer and is connected as a differential in or differential out amplifier.
The voltage gain for this stage is approximately 10 V/V. Driving the ADS1258 internal ADC in differential mode,
rather than in a single-ended, exploits the full linearity performance capability of the converter. For best commonmode rejection, the two R2 resistors should be closely matched.
Note that in Figure 32, the amplifiers, bridges, ADS1258, and internal reference are powered by the same single
5-V supply. This ratiometric connection helps cancel excitation voltage drift effects and noise. For best
performance, the 5-V supply must be as free as possible of noise and transients.
When the ADS1258 data rate is set to maximum and the chop feature enabled, this circuit yields 12 bits of noisefree resolution with a 50-mV full-scale input.
The chop feature is used to reduce the ADS1258 offset and offset drift to very low levels. A 2.2-nF capacitor is
required across the ADC inputs to bypass the sampling currents. The 47-Ω resistors provide isolation for the
OPA2365 outputs from the relatively large, 2.2-nF capacitive load. For more information regarding the ADS1258,
see the product data sheet available for download at www.ti.com.
20
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
OPA365, OPA2365
www.ti.com
SBOS365F – JUNE 2006 – REVISED APRIL 2020
System Examples (continued)
+5V
RFI
10µF
+
0.1µF
2kΩ
RFI
AVSS
AIN0
AVDD
2kΩ
REFP
AIN1
+
…
ADS1258
AIN15
AINCOM
MUXOUTP
2kΩ
MUXOUTN
AIN14
RFI
0.1µF
RFI
ADCINN
…
…
RFI
10µF
REFN
2kΩ
ADCINP
RFI
+5V
2.2nF
0.1µF
R3
47Ω
OPA2365
R2 = 10kΩ
R1 = 2.2kΩ
R2 = 10kΩ
R3
47Ω
OPA2365
NOTE: G = 1 + 2R2/R1. Match R2 resistors for optimum CMRR.
Copyright © 2016, Texas Instruments Incorporated
Figure 32. Conditioning Input Signals to the ADS1258 on a Single Supply
10 Power Supply Recommendations
The OPA365 family is specified for operation from 2.2 V to 5.5 V (±1.1 V to ±2.75 V); many specifications apply
from –40°C to 125°C. Parameters that can exhibit significant variance with regard to operating voltage or
temperature are presented in the Typical Characteristics.
11 Layout
11.1 Layout Guidelines
For best operational performance of the device, use good PCB layout practices, including:
• Noise can propagate into analog circuitry through the power pins of the circuit as a whole and operational
amplifier itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance
power sources local to the analog circuitry.
– Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as
close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
– The OPA365 is capable of high-output current (in excess of 65 mA). Applications with low impedance
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
21
OPA365, OPA2365
SBOS365F – JUNE 2006 – REVISED APRIL 2020
www.ti.com
Layout Guidelines (continued)
•
•
•
•
•
•
•
loads or capacitive loads with fast transient signals demand large currents from the power supplies.
Larger bypass capacitors such as 1-µF solid tantalum capacitors may improve dynamic performance
in these applications.
Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground
planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically
separate digital and analog grounds paying attention to the flow of the ground current. For more detailed
information refer to Circuit Board Layout Techniques (SLOA089).
To reduce parasitic coupling, run the input traces as far away from the supply or output traces as
possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much
better as opposed to in parallel with the noisy trace.
Place the external components as close to the device as possible. As shown in Figure 33, keeping RF
and RG close to the inverting input minimizes parasitic capacitance.
Keep the length of input traces as short as possible. Always remember that the input traces are the most
sensitive part of the circuit.
Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly
reduce leakage currents from nearby traces that are at different potentials.
Cleaning the PCB following board assembly is recommended for best performance.
Any precision integrated circuit may experience performance shifts due to moisture ingress into the
plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is
recommended to remove moisture introduced into the device packaging during the cleaning process. A
low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.
11.2 Layout Example
Place components
close to device and
to each other to
reduce parasitic
errors
Run the input traces
as far away from
the supply lines
as possible
VS+
RF
NC
NC
GND
±IN
V+
VIN
+IN
OUTPUT
V±
NC
RG
GND
GND
Use low-ESR, ceramic
bypass capacitor
VS±
Use low-ESR,
ceramic bypass
capacitor
VOUT
Copyright © 2017, Texas Instruments Incorporated
Figure 33. Layout Recommendation
VIN
+
VOUT
±
RG
RF
Copyright © 2016,
Texas Instruments Incorporated
Figure 34. Schematic Representation
22
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
OPA365, OPA2365
www.ti.com
SBOS365F – JUNE 2006 – REVISED APRIL 2020
12 Device and Documentation Support
12.1 Device Support
12.1.1 Development Support
12.1.1.1 TINA-TI™ (Free Software Download)
TINA™ is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI™ is
a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a
range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency
domain analysis of SPICE, as well as additional design capabilities.
Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing
capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select
input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.
NOTE
These files require that either the TINA software (from DesignSoft™) or TINA-TI software
be installed. Download the free TINA-TI software from the TINA-TI folder.
12.1.1.2 DIP Adapter EVM
The DIP Adapter EVM tool provides an easy, low-cost way to prototype small surface mount ICs. The evaluation
tool these TI packages: D or U (SOIC-8), PW (TSSOP-8), DGK (MSOP-8), DBV (SOT23-6, SOT23-5 and
SOT23-3), DCK (SC70-6 and SC70-5), and DRL (SOT563-6). The DIP Adapter EVM may also be used with
terminal strips or may be wired directly to existing circuits.
12.1.1.3 Universal Op Amp EVM
The Universal Op Amp EVM is a series of general-purpose, blank circuit boards that simplify prototyping circuits
for a variety of IC package types. The evaluation module board design allows many different circuits to be
constructed easily and quickly. Five models are offered, with each model intended for a specific package type.
PDIP, SOIC, MSOP, TSSOP and SOT23 packages are all supported.
NOTE
These boards are unpopulated, so users must provide their own ICs. TI recommends
requesting several op amp device samples when ordering the Universal Op Amp EVM.
12.1.1.4 TI Precision Designs
TI Precision Designs are analog solutions created by TI’s precision analog applications experts and offer the
theory of operation, component selection, simulation, complete PCB schematic and layout, bill of materials, and
measured performance of many useful circuits. TI Precision Designs are available online at
http://www.ti.com/ww/en/analog/precision-designs/.
12.1.1.5 WEBENCH® Filter Designer
WEBENCH® Filter Designer is a simple, powerful, and easy-to-use active filter design program. The WEBENCH
Filter Designer lets you create optimized filter designs using a selection of TI operational amplifiers and passive
components from TI's vendor partners.
Available as a web-based tool from the WEBENCH® Design Center, WEBENCH® Filter Designer allows you to
design, optimize, and simulate complete multistage active filter solutions within minutes.
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
23
OPA365, OPA2365
SBOS365F – JUNE 2006 – REVISED APRIL 2020
www.ti.com
12.2 Documentation Support
12.2.1 Related Documentation
The following documents are relevant to using the OPAx365, and recommended for reference. All are available
for download at www.ti.com unless otherwise noted.
• User guide: FilterPro™ MFB and Sallen-Key Low-Pass Filter Design Program User Guide (SBFA001)
• Application report: Low Power Input and Reference Driver Circuit for ADS8318 and ADS8319 (SBOA118)
• Application bulletin AB-045: Op Amp Performance Analysis (SBOA054)
• Application bulletin AB-067: Single-Supply Operation of Operational Amplifiers (SBOA059)
• Application bulletin AB-105: Tuning in Amplifiers (SBOA067)
• Reference book: The Best of Baker's Best – Amplifiers eBook (SLYC124)
12.3 Related Links
Table 1 lists quick access links. Categories include technical documents, support and community resources,
tools and software, and quick access to sample or buy.
Table 1. Related Links
PARTS
PRODUCT FOLDER
SAMPLE & BUY
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
OPA365
Click here
Click here
Click here
Click here
Click here
OPA2365
Click here
Click here
Click here
Click here
Click here
12.4 Community Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
12.5 Trademarks
TINA-TI, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
TINA, DesignSoft are trademarks of DesignSoft, Inc.
All other trademarks are the property of their respective owners.
12.6 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.7 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
24
Submit Documentation Feedback
Copyright © 2006–2020, Texas Instruments Incorporated
Product Folder Links: OPA365 OPA2365
PACKAGE OPTION ADDENDUM
www.ti.com
13-Aug-2021
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
OPA2365AID
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
O2365A
OPA2365AIDG4
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
O2365A
OPA2365AIDR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
O2365A
OPA2365AIDRG4
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
O2365A
OPA365AID
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
O365A
OPA365AIDBVR
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
OAVQ
OPA365AIDBVRG4
ACTIVE
SOT-23
DBV
5
3000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
OAVQ
OPA365AIDBVT
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
OAVQ
OPA365AIDBVTG4
ACTIVE
SOT-23
DBV
5
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
OAVQ
OPA365AIDG4
ACTIVE
SOIC
D
8
75
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
O365A
OPA365AIDR
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
O365A
OPA365AIDRG4
ACTIVE
SOIC
D
8
2500
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 125
O365A
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
