Product
Folder
Sample &
Buy
Support &
Community
Tools &
Software
Technical
Documents
SN74ALVCH16245
SCES015M – JULY 1995 – REVISED JUNE 2015
SN74ALVCH16245 16-Bit Bus Transceiver With 3-State Outputs
1 Features
3 Description
•
This 16-bit (dual-octal) noninverting bus transceiver is
designed for 1.65-V to 3.6-V VCC operation.
1
•
•
•
•
•
•
Member of the Texas Instruments Widebus™
Family
Operates From 1.65 V to 3.6 V
Max tpd of 3 ns at 3.3 V
±24-mA Output Drive at 3.3 V
Bus Hold on Data Inputs Eliminates the Need for
External Pullup or Pulldown Resistors
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
To ensure the high-impedance state during power up
or power down, OE should be tied to VCC through a
pullup resistor; the minimum value of the resistor is
determined by the current-sinking capability of the
driver.
2 Applications
•
•
•
•
•
•
•
The SN74ALVCH16245 device is designed for
asynchronous communication between two data
buses. The logic levels of the direction-control (DIR)
input and the output-enable (OE) input activate either
the B-port outputs or the A-port outputs or place both
output ports into the high-impedance mode. The
device transmits data from the A bus to the B bus
when the B-port outputs are activated, and from the B
bus to the A bus when the A-port outputs are
activated. The input circuitry on both A and B ports is
always active and must have a logic high or low level
applied to prevent excess ICC and ICCZ.
Cable Modem Termination Systems
Servers
LED Displays
Network Switches
Telecom Infrastructure
Motor Drivers
I/O Expanders
Active bus-hold circuitry holds unused or undriven
inputs at a valid logic state. Use of pullup or pulldown
resistors with the bus-hold circuitry is not
recommended.
Device Information(1)
PART NUMBER
PACKAGE
BODY SIZE (NOM)
SN74ALVCH16245ZRD
BGA MICROSTAR
JUNIOR (56)
4.50 mm × 7.00 mm
SN74ALVCH16245ZQL
BGA MICROSTAR
JUNIOR (54)
5.50 mm × 8.00 mm
SN74ALVCH16245DGG
TSSOP (48)
6.10 mm × 12.50 mm
SN74ALVCH16245DGV
TVSOP (48)
4.40 mm × 9.70 mm
SN74ALVCH16245DL
SSOP (48)
7.50 mm × 15.80 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Logic Diagram (Positive Logic)
1DIR
1
2DIR
48
1A1
25
1OE
47
2A1
2
To Seven Other Channels
24
2OE
36
13
1B1
2B1
To Seven Other Channels
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN74ALVCH16245
SCES015M – JULY 1995 – REVISED JUNE 2015
www.ti.com
Table of Contents
1
2
3
4
5
6
7
8
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
6
6.1
6.2
6.3
6.4
6.5
6.6
6.7
6.8
6
6
7
7
8
8
8
9
Absolute Maximum Ratings ......................................
ESD Ratings..............................................................
Recommended Operating Conditions ......................
Thermal Information ..................................................
Electrical Characteristics...........................................
Switching Characteristics ..........................................
Operating Characteristics..........................................
Typical Characteristics ..............................................
Parameter Measurement Information ................ 10
Detailed Description ............................................ 11
8.1 Overview ................................................................. 11
8.2 Functional Block Diagrams ..................................... 11
8.3 Feature Description................................................. 11
8.4 Device Functional Modes........................................ 11
9
Application and Implementation ........................ 12
9.1 Application Information............................................ 12
9.2 Typical Application ................................................. 12
10 Power Supply Recommendations ..................... 13
11 Layout................................................................... 13
11.1 Layout Guidelines ................................................. 13
11.2 Layout Example .................................................... 13
12 Device and Documentation Support ................. 14
12.1
12.2
12.3
12.4
Community Resources..........................................
Trademarks ...........................................................
Electrostatic Discharge Caution ............................
Glossary ................................................................
14
14
14
14
13 Mechanical, Packaging, and Orderable
Information ........................................................... 14
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision L (November 2005) to Revision M
•
2
Page
Added ESD Rating table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section. ................................................................................................ 1
Submit Documentation Feedback
Copyright © 1995–2015, Texas Instruments Incorporated
Product Folder Links: SN74ALVCH16245
SN74ALVCH16245
www.ti.com
SCES015M – JULY 1995 – REVISED JUNE 2015
5 Pin Configuration and Functions
GQL or ZQL Package
56-Pin BGA MICROSTAR JUNIOR
Top View
DGG, DGV, or DL Package
48-Pin TSSOP, TVSOP, or SSOP
Top View
1DIR
1B1
1B2
GND
1B3
1B4
VCC
1B5
1B6
GND
1B7
1B8
2B1
2B2
GND
2B3
2B4
VCC
2B5
2B6
GND
2B7
2B8
2DIR
1
48
2
47
3
46
4
45
5
44
6
43
7
42
8
41
9
40
10
39
11
38
12
37
13
36
14
35
15
34
16
33
17
32
18
31
19
30
20
29
21
28
22
27
23
26
24
25
1 2 3 4 5 6
A
B
C
D
E
F
G
H
J
K
1OE
1A1
1A2
GND
1A3
1A4
VCC
1A5
1A6
GND
1A7
1A8
2A1
2A2
GND
2A3
2A4
VCC
2A5
2A6
GND
2A7
2A8
2OE
GRD or ZRD Package
54-Pin BGA MICROSTAR JUNIOR
Top View
1
2
3
4
5
6
A
B
C
D
E
F
G
H
J
Pin Functions
PIN
NAME
TSSOP,
TVSOP,
SSOP
FBGA (56)
FBGA (54)
1A1
47
B5
A6
I/O
Transceiver I/O pin
1A2
46
B6
B5
I/O
Transceiver I/O pin
1A3
44
C5
B6
I/O
Transceiver I/O pin
1A4
43
C6
C5
I/O
Transceiver I/O pin
1A5
41
D5
C6
I/O
Transceiver I/O pin
1A6
40
D6
D5
I/O
Transceiver I/O pin
1A7
38
E5
D6
I/O
Transceiver I/O pin
1A8
37
E6
E5
I/O
Transceiver I/O pin
2A1
36
F6
E6
I/O
Transceiver I/O pin
2A2
35
F5
F5
I/O
Transceiver I/O pin
2A3
33
G6
F6
I/O
Transceiver I/O pin
I/O
DESCRIPTION
Submit Documentation Feedback
Copyright © 1995–2015, Texas Instruments Incorporated
Product Folder Links: SN74ALVCH16245
3
SN74ALVCH16245
SCES015M – JULY 1995 – REVISED JUNE 2015
www.ti.com
Pin Functions (continued)
PIN
NAME
TSSOP,
TVSOP,
SSOP
FBGA (56)
FBGA (54)
2A4
32
G5
G5
I/O
Transceiver I/O pin
2A5
30
H6
G6
I/O
Transceiver I/O pin
2A6
29
H5
H5
I/O
Transceiver I/O pin
2A7
27
J6
H6
I/O
Transceiver I/O pin
2A8
26
J5
J6
I/O
Transceiver I/O pin
1DIR
1
A1
A3
I
Direction control. When high, the signal propagates from A to B. When low, the
signal propagates from B to A.
1OE
48
A6
A4
I
Output enable
2DIR
24
K1
J3
I
Direction control. When high, the signal propagates from A to B. When low, the
signal propagates from B to A.
2OE
25
K6
J4
I
Output enable
1B1
2
B2
A1
I/O
Transceiver I/O pin
1B2
3
B1
B2
I/O
Transceiver I/O pin
1B3
5
C2
B1
I/O
Transceiver I/O pin
1B4
6
C1
C2
I/O
Transceiver I/O pin
1B5
8
D2
C1
I/O
Transceiver I/O pin
1B6
9
D1
D2
I/O
Transceiver I/O pin
1B7
11
E2
D1
I/O
Transceiver I/O pin
1B8
12
E1
E2
I/O
Transceiver I/O pin
2B1
13
F1
E1
I/O
Transceiver I/O pin
2B2
14
F2
F2
I/O
Transceiver I/O pin
2B3
16
G1
F1
I/O
Transceiver I/O pin
B4
17
G2
G2
I/O
Transceiver I/O pin
2B5
19
H1
G1
I/O
Transceiver I/O pin
2B6
20
H2
H2
I/O
Transceiver I/O pin
2B7
22
J1
H1
I/O
Transceiver I/O pin
2B8
23
J2
J1
I/O
Transceiver I/O pin
D3, D4, E3,E4,
F3,F4
—
Ground
4,10,15,21,2 B3, B4, D3, D4,
8,34,39,45
G3,G4, J3, J4
GND
VCC
NC
I/O
DESCRIPTION
7,18,31,42
C3,C4,H3, H4,
C3,C4,G3,G4
—
Power pin
—
A2, A3, A4,A5,
K2, K3, K4, K5
A2, A5, B3, B4,
H3, H4, J2, J5
—
No connect
Pin Assignments (1)
(56-Ball GQL or ZQL Package)
(1)
4
1
2
3
4
5
6
A
1DIR
NC
NC
NC
NC
1OE
B
1B2
1B1
GND
GND
1A1
1A2
C
1B4
1B3
VCC
VCC
1A3
1A4
D
1B6
1B5
GND
GND
1A5
1A6
E
1B8
1B7
1A7
1A8
F
2B1
2B2
2A2
2A1
G
2B3
2B4
GND
GND
2A4
2A3
H
2B5
2B6
VCC
VCC
2A6
2A5
J
2B7
2B8
GND
GND
2A8
2A7
K
2DIR
NC
NC
NC
NC
2OE
NC – No internal connection
Submit Documentation Feedback
Copyright © 1995–2015, Texas Instruments Incorporated
Product Folder Links: SN74ALVCH16245
SN74ALVCH16245
www.ti.com
SCES015M – JULY 1995 – REVISED JUNE 2015
Pin Assignments (1)
(54-Ball GRD or ZRD Package)
(1)
1
2
3
4
5
6
A
1B1
NC
1DIR
1OE
NC
1A1
B
1B3
1B2
NC
NC
1A2
1A3
C
1B5
1B4
VCC
VCC
1A4
1A5
D
1B7
1B6
GND
GND
1A6
1A7
E
2B1
1B8
GND
GND
1A8
2A1
F
2B3
2B2
GND
GND
2A2
2A3
G
2B5
2B4
VCC
VCC
2A4
2A5
H
2B7
2B6
NC
NC
2A6
2A7
J
2B8
NC
2DIR
2OE
NC
2A8
NC – No internal connection
Submit Documentation Feedback
Copyright © 1995–2015, Texas Instruments Incorporated
Product Folder Links: SN74ALVCH16245
5
SN74ALVCH16245
SCES015M – JULY 1995 – REVISED JUNE 2015
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
VCC
Supply voltage
(2) (3)
MIN
MAX
UNIT
–0.5
4.6
V
–0.5
VCC + 0.5
V
–0.5
VCC + 0.5
V
VI
Input voltage
VO
Output voltage (2) (3)
IIK
Input clamp current
VI < 0
–50
mA
IOK
Output clamp current
VO < 0
–50
mA
IO
Continuous output current
±50
mA
Continuous current through each VCC or GND
±100
mA
150
°C
Tstg
(1)
(2)
(3)
Storage temperature
–65
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
This value is limited to 4.6 V maximum.
6.2 ESD Ratings
VALUE
V(ESD)
(1)
(2)
6
Electrostatic
discharge
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)
2000
Charged-device model (CDM), per JEDEC specification JESD22-C101, all
pins (2)
1000
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
Submit Documentation Feedback
Copyright © 1995–2015, Texas Instruments Incorporated
Product Folder Links: SN74ALVCH16245
SN74ALVCH16245
www.ti.com
SCES015M – JULY 1995 – REVISED JUNE 2015
6.3 Recommended Operating Conditions
See
(1)
.
VCC
Supply voltage
VCC = 1.65 V to 1.95 V
VIH
High-level input voltage
MIN
MAX
1.65
3.6
Low-level input voltage
V
0.65 × VCC
VCC = 2.3 V to 2.7 V
1.7
VCC = 2.7 V to 3.6 V
2
VCC = 1.65 V to 1.95 V
VIL
UNIT
V
0.35 × VCC
VCC = 2.3 V to 2.7 V
0.7
VCC = 2.7 V to 3.6 V
0.8
V
VI
Input voltage
0
VCC
V
VO
Output voltage
0
VCC
V
IOH
High-level output current
IOL
Low-level output current
Δt/Δv
Input transition rise or fall rate
TA
Operating free-air temperature
(1)
VCC = 1.65 V
–4
VCC = 2.3 V
–12
VCC = 2.7 V
–12
VCC = 3 V
–24
VCC = 1.65 V
4
VCC = 2.3 V
12
VCC = 2.7 V
12
VCC = 3 V
24
–40
mA
mA
10
ns/V
85
°C
All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, SCBA004.
6.4 Thermal Information (1)
SN74ALVCH16245
THERMAL METRIC (1)
RθJA
(1)
(2)
Junction-to-ambient thermal resistance
DGG
(TSSOP) (2)
DGV
(TVSOP) (2)
DL
(SSOP) (2)
GQL/ZQL (BGA
MICROSTAR
JUNIOR) (2)
GRD/ZRD (BGA
MICROSTAR
JUNIOR) (2)
48 PINS
48 PINS
48 PINS
56 PINS
54 PINS
70
58
63
42
36
UNIT
°C/W
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
The package thermal impedance is calculated in accordance with JESD 51-7.
Submit Documentation Feedback
Copyright © 1995–2015, Texas Instruments Incorporated
Product Folder Links: SN74ALVCH16245
7
SN74ALVCH16245
SCES015M – JULY 1995 – REVISED JUNE 2015
www.ti.com
6.5 Electrical Characteristics
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
IOH = –100 µA
1.65 V to 3.6 V
1.65 V
IOH = –6 mA
2.3 V
2
2.3 V
1.7
2.7 V
2.2
3V
2.4
IOH = –24 mA
3V
2
IOL = 100 µA
IOH = –12 mA
II(hold)
V
1.65 V to 3.6 V
0.2
1.65 V
0.45
IOL = 6 mA
2.3 V
0.4
2.3 V
0.7
2.7 V
0.4
3V
0.55
IOL = 24 mA
II
1.2
IOL = 4 mA
IOL = 12 mA
VI = VCC or GND
3.6 V
VI = 0.58 V
1.65 V
25
VI = 1.07 V
1.65 V
–25
VI = 0.7 V
2.3 V
45
VI = 1.7 V
2.3 V
–45
VI = 0.8 V
3V
75
3V
–75
VI = 2 V
VI = 0 to 3.6 V
(2)
IOZ (3)
VO = VCC or GND
ICC
VI = VCC or GND,
ΔICC
One input at VCC – 0.6 V, Other inputs at VCC or GND
UNIT
VCC – 0.2
IOH = –4 mA
VOH
VOL
MIN TYP (1) MAX
VCC
V
±5
µA
µA
3.6 V
±500
3.6 V
±10
µA
3.6 V
40
µA
3 V to 3.6 V
750
µA
IO = 0
Ci
Control inputs
VI = VCC or GND
3.3 V
4
pF
Cio
A or B ports
VO = VCC or GND
3.3 V
8
pF
(1)
(2)
(3)
All typical values are at VCC = 3.3 V, TA = 25°C.
This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to
another.
For I/O ports, the parameter IOZ includes the input leakage current.
6.6 Switching Characteristics
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7)
FROM
(INPUT)
TO
(OUTPUT)
VCC = 1.8 V
tpd
A or B
B or A
ten
OE
A or B
A or B
PARAMETER
tdis
(1)
OE
TYP
VCC = 2.5 V
± 0.2 V
MIN
MAX
See (1)
1
See (1)
1
(1)
1
See
VCC = 2.7 V
MIN
VCC = 3.3 V
± 0.3 V
UNIT
MAX
MIN
MAX
3.7
3.6
1
3
ns
5.7
5.4
1
4.4
ns
5.2
4.6
1
4.1
ns
This information was not available at the time of publication.
6.7 Operating Characteristics
TA = 25°C
PARAMETER
Cpd
(1)
8
Power dissipation
capacitance
Outputs enabled
Outputs disabled
TEST CONDITIONS
CL = 50 pF,
f = 10 MHz
VCC = 1.8 V
TYP
VCC = 2.5 V
VCC = 3.3 V
TYP
TYP
See (1)
22
29
See (1)
4
5
UNIT
pF
This information was not available at the time of publication.
Submit Documentation Feedback
Copyright © 1995–2015, Texas Instruments Incorporated
Product Folder Links: SN74ALVCH16245
SN74ALVCH16245
www.ti.com
SCES015M – JULY 1995 – REVISED JUNE 2015
6.8 Typical Characteristics
Figure 1. Propagation Delay Time vs Operating Free-Air
Temperature
Figure 2. Propagation Delay Time vs Operating Free-Air
Temperature
Figure 3. Propagation Delay Time vs Number of Outputs
Switching
Figure 4. Propagation Delay Time vs Number of Outputs
Switching
Figure 5. Propagation Delay Time vs Load Capacitancc
Figure 6. Propagation Delay Time vs Load Capacitance
Submit Documentation Feedback
Copyright © 1995–2015, Texas Instruments Incorporated
Product Folder Links: SN74ALVCH16245
9
SN74ALVCH16245
SCES015M – JULY 1995 – REVISED JUNE 2015
www.ti.com
7 Parameter Measurement Information
VLOAD
S1
RL
From Output
Under Test
Open
GND
CL
(see Note A)
RL
TEST
S1
tpd
tPLZ/tPZL
tPHZ/tPZH
Open
VLOAD
GND
LOAD CIRCUIT
INPUT
VCC
1.8 V
2.5 V ± 0.2 V
2.7 V
3.3 V ± 0.3 V
VI
tr/tf
VCC
VCC
2.7 V
2.7 V
≤2 ns
≤2 ns
≤2.5 ns
≤2.5 ns
VM
VLOAD
CL
RL
VD
VCC/2
VCC/2
1.5 V
1.5 V
2 × VCC
2 × VCC
6V
6V
30 pF
30 pF
50 pF
50 pF
1 kΩ
500 Ω
500 Ω
500 Ω
0.15 V
0.15 V
0.3 V
0.3 V
tw
VI
Timing
Input
VM
VM
VM
0V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VM
VM
0V
tPLH
Output
Control
(low-level
enabling)
tPLZ
VLOAD/2
VM
VM
VOL
VOL + VD
VOL
tPHZ
tPZH
VOH
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VM
0V
Output
Waveform 1
S1 at VLOAD
(see Note B)
tPHL
VM
VI
VM
tPZL
VI
Input
VOLTAGE WAVEFORMS
PULSE DURATION
th
VI
Data
Input
VM
0V
0V
tsu
Output
VI
VM
Input
Output
Waveform 2
S1 at GND
(see Note B)
VOH
VM
VOH − VD
0V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, ZO = 50 Ω.
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. t PZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.
H. All parameters and waveforms are not applicable to all devices.
Figure 7. Load Circuit and Voltage Waveforms
10
Submit Documentation Feedback
Copyright © 1995–2015, Texas Instruments Incorporated
Product Folder Links: SN74ALVCH16245
SN74ALVCH16245
www.ti.com
SCES015M – JULY 1995 – REVISED JUNE 2015
8 Detailed Description
8.1 Overview
The SN74ALVCH16245 device is designed for asynchronous communication between two data buses. The logic
levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or
the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the
A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port
outputs are activated. The input circuitry on both A and B ports is always active and must have a logic high or
low level applied to prevent excess ICC and ICCZ.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors
with the bus-hold circuitry is not recommended.
8.2 Functional Block Diagrams
1DIR
1
2DIR
48
1A1
25
1OE
47
2A1
2
24
2OE
36
13
1B1
2B1
To Seven Other Channels
To Seven Other Channels
8.3 Feature Description
The input tolerance of 5.5V inputs allows the device to be used in down voltage translation applications as well
for example if translation is required from 5 V to 3.3 V or 1.8 V. Also bus hold on data inputs eliminates the need
for external pullup or pulldown resistors to be used, enabling customer to save board space and system cost.
8.4 Device Functional Modes
Table 1 lists the functional modes for SN74ALVCH16245.
Table 1. Function Table
INPUTS
OPERATION
OE
DIR
L
L
B data to A bus
L
H
A data to B bus
H
X
Isolation
Submit Documentation Feedback
Copyright © 1995–2015, Texas Instruments Incorporated
Product Folder Links: SN74ALVCH16245
11
SN74ALVCH16245
SCES015M – JULY 1995 – REVISED JUNE 2015
www.ti.com
9 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
9.1 Application Information
SN74ALVCH16245A is a high-drive CMOS device that can be used for a multitude of bus interface type
applications where output drive or PCB trace length is a concern. The inputs can accept voltages to 5.5 V at any
valid VCC making it ideal for down translation.
9.2 Typical Application
uC
System Board
1OE
1DIR
1A1
VCC
1B1
1A8
1B8
2OE
2DIR
2A1
VCC
2A8
2B8
uC
System Logic
LEDs/Relays/FETs
2B1
Figure 8. Typical Application Schematic
9.2.1 Design Requirements
This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it
can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads
so routing and load conditions should be considered to prevent ringing.
9.2.2 Detailed Design Procedure
1. Recommended Input Conditions
– For rise time and fall time specification, see Switching Characteristics
– For specified high and low levels, see (VIH and VIL) in the Electrical Characteristics table.
– Inputs are overvoltage tolerant allowing them to go as high as (VI max) in the Absolute Maximum Ratings
table at any valid VCC.
2. Recommend Output Conditions
– Load currents should not exceed (IO max) per output and should not exceed (Continuous current through
VCC or GND) total current for the part. These limits are located in the Recommended Operating
Conditions table.
– Outputs should not be pulled above VCC.
12
Submit Documentation Feedback
Copyright © 1995–2015, Texas Instruments Incorporated
Product Folder Links: SN74ALVCH16245
SN74ALVCH16245
www.ti.com
SCES015M – JULY 1995 – REVISED JUNE 2015
Typical Application (continued)
9.2.3 Application Curves
100
80
60
TA = 25°C, VCC = 3 V,
VIH = 3 V, VIL = 0 V,
All Outputs Switching
TA = 25°C, VCC = 3 V,
VIH = 3 V, VIL = 0 V,
All Outputs Switching
40
20
I OH – mA
I OL – mA
60
40
0
–20
–40
20
–60
0
–80
–20
–0.2
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
–100
–1
–0.5 0.0
VOL – V
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
VOH – V
Figure 9. Output Drive Current (IOL)
vs LOW-level Output Voltage (VOL)
Figure 10. Output Drive Current (IOH)
vs HIGH-level Output Voltage (VOH)
10 Power Supply Recommendations
The power supply can be any voltage between the minimum and maximum supply voltage rating located in the
Absolute Maximum Ratings table.
Each VCC terminal should have a good bypass capacitor to prevent power disturbance. For devices with a singlesupply, a 0.1-μF capacitor is recommended. If there are multiple VCC terminals then 0.01-μF or 0.022-μF
capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject
different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of
noise. The bypass capacitor should be installed as close to the power terminal as possible for the best results.
11 Layout
11.1 Layout Guidelines
When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of
digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used,
or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the
undefined voltages at the outside connections result in undefined operational states.
Specified in Figure 11 are rules that must be observed under all circumstances. All unused inputs of digital logic
devices must be connected to a high or low bias to prevent them from floating. The logic level that should be
applied to any particular unused input depends on the function of the device. Generally they will be tied to GND
or VCC, whichever makes more sense or is more convenient.
11.2 Layout Example
VCC
Unused Input
Input
Output
Unused Input
Output
Input
Figure 11. Layout Diagram
Submit Documentation Feedback
Copyright © 1995–2015, Texas Instruments Incorporated
Product Folder Links: SN74ALVCH16245
13
SN74ALVCH16245
SCES015M – JULY 1995 – REVISED JUNE 2015
www.ti.com
12 Device and Documentation Support
12.1 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
12.2 Trademarks
Widebus, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
12.3 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.4 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
14
Submit Documentation Feedback
Copyright © 1995–2015, Texas Instruments Incorporated
Product Folder Links: SN74ALVCH16245
PACKAGE OPTION ADDENDUM
www.ti.com
15-Jan-2021
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
74ALVCH16245DGGRG4
ACTIVE
TSSOP
DGG
48
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
ALVCH16245
SN74ALVCH16245DGGR
ACTIVE
TSSOP
DGG
48
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
ALVCH16245
SN74ALVCH16245DGVR
ACTIVE
TVSOP
DGV
48
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
VH245
SN74ALVCH16245DL
ACTIVE
SSOP
DL
48
25
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
ALVCH16245
SN74ALVCH16245DLR
ACTIVE
SSOP
DL
48
1000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
ALVCH16245
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
