SN74HC266
SN74HC266
SCLS135G – DECEMBER 1982 – REVISED
APRIL 2021
SCLS135G – DECEMBER 1982 – REVISED APRIL 2021
www.ti.com
SN74HC266 Quadruple 2-Input XNOR Gates with Open-Drain Outputs
1 Features
3 Description
•
•
•
•
•
•
This device contains four independent 2-input XNOR
Gates with open-drain outputs. Each gate performs
the Boolean function Y = A ⊕ B in positive logic.
Wide Operating Voltage Range: 2 V to 6 V
Outputs Can Drive Up To 10 LSTTL Loads
Low Power Consumption, 20-µA Maximum ICC
Typical tpd = 8 ns at 5 V
±4-mA Output Drive at 5 V
Low Input Current of 1 µA
2 Applications
•
•
Selectable buffer/inverter
Clock phase difference detector
Device Information(1)
PART NUMBER
1B
1Y
2Y
2A
2B
GND
BODY SIZE (NOM)
SN74HC266N
PDIP (14)
19.30 mm × 6.40 mm
SN74HC266NS
SO (14)
10.20 mm × 5.30 mm
SN74HC266D
SOIC (14)
8.70 mm × 3.90 mm
(1)
1A
PACKAGE
For all available packages, see the orderable addendum at
the end of the data sheet.
1
14
2
13
3
12
4
11
5
10
6
9
7
8
VCC
4B
4A
4Y
3Y
3B
3A
Functional pinout of the SN74HC266
An©IMPORTANT
NOTICEIncorporated
at the end of this data sheet addresses availability, warranty, changes, use in
safety-critical
applications,
Copyright
2021 Texas Instruments
Submit
Document
Feedback
intellectual property matters and other important disclaimers. PRODUCTION DATA.
Product Folder Links: SN74HC266
1
SN74HC266
www.ti.com
SCLS135G – DECEMBER 1982 – REVISED APRIL 2021
Table of Contents
1 Features............................................................................1
2 Applications..................................................................... 1
3 Description.......................................................................1
4 Revision History.............................................................. 2
5 Pin Configuration and Functions...................................3
Pin Functions.................................................................... 3
6 Specifications.................................................................. 4
6.1 Absolute Maximum Ratings........................................ 4
6.2 Recommended Operating Conditions.........................4
6.3 Thermal Information....................................................4
6.4 Electrical Characteristics.............................................5
6.5 Switching Characteristics............................................5
6.6 Operating Characteristics........................................... 5
6.7 Typical Characteristics................................................ 6
7 Parameter Measurement Information............................ 7
8 Detailed Description........................................................8
8.1 Overview..................................................................... 8
8.2 Functional Block Diagram........................................... 8
8.3 Feature Description.....................................................8
8.4 Device Functional Modes............................................9
9 Application and Implementation.................................. 10
9.1 Application Information............................................. 10
9.2 Typical Application.................................................... 10
10 Power Supply Recommendations..............................12
11 Layout........................................................................... 12
11.1 Layout Guidelines................................................... 12
11.2 Layout Example...................................................... 12
12 Device and Documentation Support..........................13
12.1 Documentation Support.......................................... 13
12.2 Related Links.......................................................... 13
12.3 Support Resources................................................. 13
12.4 Trademarks............................................................. 13
12.5 Electrostatic Discharge Caution..............................13
12.6 Glossary..................................................................13
13 Mechanical, Packaging, and Orderable
Information.................................................................... 13
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision F (August 2003) to Revision G (April 2021)
Page
• Updated the numbering format for tables, figures, and cross-references throughout the document..................1
• Updated to new TIS format ................................................................................................................................1
2
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: SN74HC266
SN74HC266
www.ti.com
SCLS135G – DECEMBER 1982 – REVISED APRIL 2021
5 Pin Configuration and Functions
1A
1
14
VCC
1B
2
13
4B
1Y
3
12
4A
2Y
4
11
4Y
2A
5
10
3Y
2B
6
9
3B
GND
7
8
3A
Figure 5-1. D, N, or NS Package
14-Pin SOIC, PDIP, or SO
Top View
Pin Functions
PIN
NAME
NO.
I/O
DESCRIPTION
1A
1
Input
Channel 1, Input A
1B
2
Input
Channel 1, Input B
1Y
3
Output
Channel 1, Output Y
2Y
4
Output
Channel 2, Output Y
2A
5
Input
Channel 2, Input A
2B
6
Input
Channel 2, Input B
GND
7
—
3A
8
Input
Channel 3, Input A
3B
9
Input
Channel 3, Input B
3Y
10
Output
Channel 3, Output Y
4Y
11
Output
Channel 4, Output Y
4A
12
Input
Channel 4, Input A
4B
13
Input
Channel 4, Input B
VCC
14
—
Ground
Positive Supply
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: SN74HC266
3
SN74HC266
www.ti.com
SCLS135G – DECEMBER 1982 – REVISED APRIL 2021
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)(1)
VCC
Supply voltage
current(2)
MIN
MAX
–0.5
7
UNIT
V
IIK
Input clamp
VI < 0 or VI > VCC
±20
mA
IOK
Output clamp current(2)
VO < 0 or VO > VCC
±20
mA
Continuous output current
VO = 0 to VCC
IO
Continuous current through VCC or GND
TJ
Junction temperature(3)
Tstg
Storage temperature
(1)
(2)
(3)
–65
±25
mA
±50
mA
150
°C
150
°C
Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress
ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated
under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device
reliability.
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
Guaranteed by design.
6.2 Recommended Operating Conditions
over operating free-air temperature range (unless otherwise noted)
VCC
Supply voltage
VIH
High-level input voltage
VCC = 2 V
VCC = 4.5 V
VCC = 6 V
MIN
NOM
MAX
2
5
6
V
4.2
0.5
VCC = 4.5 V
Low-level input voltage
V
1.5
3.15
VCC = 2 V
VIL
UNIT
1.35
VCC = 6 V
V
1.8
VI
Input voltage
0
VCC
V
VO
Output voltage
0
VCC
V
tt
Input transition time
TA
Operating free-air temperature
VCC = 2 V
1000
VCC = 4.5 V
500
VCC = 6 V
ns
400
–40
85
°C
6.3 Thermal Information
SN74HC266
THERMAL
4
METRIC(1)
N (PDIP)
D (SOIC)
NS (SOP)
14 PINS
14 PINS
14 PINS
UNIT
RθJA
Junction-to-ambient thermal resistance
62.5
133.6
122.6
°C/W
RθJC(top)
Junction-to-case (top) thermal resistance
42.4
89.0
81.8
°C/W
RθJB
Junction-to-board thermal resistance
50.2
89.5
83.8
°C/W
ΨJT
Junction-to-top characterization
parameter
29.8
45.5
45.4
°C/W
ΨJB
Junction-to-board characterization
parameter
42.0
89.1
83.4
°C/W
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: SN74HC266
SN74HC266
www.ti.com
SCLS135G – DECEMBER 1982 – REVISED APRIL 2021
SN74HC266
THERMAL METRIC(1)
RθJC(bot)
(1)
N (PDIP)
D (SOIC)
NS (SOP)
14 PINS
14 PINS
14 PINS
N/A
N/A
N/A
Junction-to-case (bottom) thermal
resistance
UNIT
°C/W
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report.
6.4 Electrical Characteristics
over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).
Operating free-air temperature (TA)
PARAMETER
TEST CONDITIONS
VCC
25°C
MIN
IOH
VOL
High-level
output current
VI = VIH
or VIL
Low-level output VI = VIH
voltage
or VIL
VO = VCC
UNIT
-40°C to 85°C
TYP
MAX
MIN
TYP
MAX
6V
0.01
0.5
5
µA
2V
0.002
0.1
0.1
IOL = 20 µA
4.5 V
0.001
0.1
0.1
6V
0.001
0.1
0.1
IOL = 4 mA
4.5 V
0.17
0.26
0.33
IOL = 5.2 mA
6V
0.15
0.26
0.33
±0.1
±100
±1000
nA
2
20
µA
10
10
pF
II
Input leakage
current
VI = VCC or 0
6V
ICC
Supply current
VI = VCC
or 0
6V
Ci
Input
capacitance
VI = VCC or 0
2 V to 6 V
3
V
6.5 Switching Characteristics
over operating free-air temperature range (unless otherwise noted)
Operating free-air temperature (TA)
PARAMETER
FROM
TO
VCC
25°C
MIN
tPLH
tPHL
tt
Propagation delay (Low to High)
Propagation delay (High to Low)
A or B
A or B
Transition-time
Y
Y
Y
–40°C to 85°C
MIN
TYP
UNIT
TYP
MAX
MAX
2V
60
125
155
4.5 V
13
25
31
6V
10
23
26
2V
60
100
125
4.5 V
13
20
25
6V
10
17
21
2V
28
75
95
4.5 V
8
15
19
6V
6
13
16
ns
ns
ns
6.6 Operating Characteristics
over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).
PARAMETER
Cpd
TEST CONDITIONS
Power dissipation capacitance
No load
per gate
VCC
2 V to 6 V
MIN
TYP
35
MAX UNIT
pF
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: SN74HC266
5
SN74HC266
www.ti.com
SCLS135G – DECEMBER 1982 – REVISED APRIL 2021
6.7 Typical Characteristics
TA = 25°C
VOL Output Low Voltage (V)
0.3
2-V
4.5-V
6-V
0.25
0.2
0.15
0.1
0.05
0
0
1
2
3
4
IOL Output Low Current (mA)
5
6
Figure 6-1. Typical output voltage in the low state (VOL)
6
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: SN74HC266
SN74HC266
www.ti.com
SCLS135G – DECEMBER 1982 – REVISED APRIL 2021
7 Parameter Measurement Information
•
•
Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators
having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tt < 6 ns.
The outputs are measured one at a time, with one input transition per measurement.
VCC
Test
Point
90%
Input
10%
10%
S1
tr(1)
RL
From Output
Under Test
0V
tf(1)
90%
CL(1)
VOH
90%
Output
10%
A.
VCC
90%
10%
tr(1)
CL= 50 pF and includes probe and jig capacitance.
A.
Figure 7-1. Load Circuit
tf(1)
VOL
tt is the greater of tr and tf.
Figure 7-2. Voltage Waveforms Transition Times
VCC
Input
50%
50%
0V
tPLZ(1)
tPZL(2)
VOH
Output
50%
10% VCC
tPZL
(2)
VOL
tPLZ
(1)
VOH
Output
50%
10%
VOL
A.
The maximum between tPLH and tPHL is used for tpd.
Figure 7-3. Voltage Waveforms Propagation Delays
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: SN74HC266
7
SN74HC266
www.ti.com
SCLS135G – DECEMBER 1982 – REVISED APRIL 2021
8 Detailed Description
8.1 Overview
This device contains four independent 2-input XNOR gates with open-drain outputs. Each gate performs the
Boolean function Y = A ⊕ B in positive logic.
8.2 Functional Block Diagram
xA
xY
xB
8.3 Feature Description
8.3.1 CMOS Open-Drain Outputs
The open-drain output allows the device to sink current to GND but not to source current from VCC. When the
output is not actively pulling the line low, it will go into a high impedance state. This allows the device to be used
for a wide variety of applications, including up-translation and down-translation, as the output voltage can be
determined by an external pull-up resistor.
The current drive capability of this device creates fast edges into light loads, so routing and load conditions
should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger
currents than the device can sustain without being damaged. It is important for the power output of the device
to be limited to avoid thermal runaway and damage due to over-current. The electrical and thermal limits defined
the in the Absolute Maximum Ratingsmust be followed at all times.
The SN74HC266 can drive a load with a total capacitance less than or equal to the maximum load listed in the
Switching Characteristics connected to a high-impedance CMOS input while still meeting all of the datasheet
specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided
load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output
and the capacitor to limit output current to the values given in the Absolute Maximum Ratings.
8.3.2 Standard CMOS Inputs
Standard CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in
parallel with the input capacitance given in the Electrical Characteristics. The worst case resistance is calculated
with the maximum input voltage, given in the Absolute Maximum Ratings, and the maximum input leakage
current, given in the Electrical Characteristics, using ohm's law (R = V ÷ I).
Signals applied to the inputs need to have fast edge rates, as defined by the input transition time in the
Recommended Operating Conditions to avoid excessive current consumption and oscillations. If a slow or noisy
input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to
the standard CMOS input.
8
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: SN74HC266
SN74HC266
www.ti.com
SCLS135G – DECEMBER 1982 – REVISED APRIL 2021
8.3.3 Clamp Diode Structure
The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Figure 8-1.
CAUTION
Voltages beyond the values specified in the Absolute Maximum Ratings table can cause damage to
the device. The recommended input and output voltage ratings may be exceeded if the input and
output clamp-current ratings are observed.
Device
VCC
+IIK
+IOK
Logic
Input
-IIK
Output
-IOK
GND
Figure 8-1. Electrical Placement of Clamping Diodes for Each Input and Output
8.4 Device Functional Modes
Table 8-1. Function Table
INPUTS
A
OUTPUT
B
Y
L
L
Z
L
H
L
H
L
L
H
H
Z
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: SN74HC266
9
SN74HC266
www.ti.com
SCLS135G – DECEMBER 1982 – REVISED APRIL 2021
9 Application and Implementation
Note
Information in the following applications sections is not part of the TI component specification,
and TI does not warrant its accuracy or completeness. TI’s customers are responsible for
determining suitability of components for their purposes, as well as validating and testing their design
implementation to confirm system functionality.
9.1 Application Information
In this application, one 2-input open-drain XNOR gate is used to create a selectable buffer or inverter as shown
in Figure 9-1. This application allows for using a quad XNOR gate to produce any compbination of one to four
buffers and inverters. Commonly each channel is permanently connected as either an inverter or buffer, however
some systems do require the ability to switch between the two. If some channels are unused, the inputs can be
grounded and the outputs left open.
9.2 Typical Application
VCC
R
Control
Output
Clock
Figure 9-1. Typical application schematic
9.2.1 Design Requirements
9.2.1.1 Power Considerations
Ensure the desired supply voltage is within the range specified in the Recommended Operating Conditions. The
supply voltage sets the device's electrical characteristics as described in the Electrical Characteristics.
The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the
SN74HC266 plus the maximum supply current, ICC, listed in Electrical Characteristics. The logic device can only
sink as much current as is provided by the external pull-up resistor or other supply source. Be sure not to exceed
the maximum total current through GND listed in the Absolute Maximum Ratings.
Total power consumption can be calculated using the information provided in CMOS Power Consumption and
Cpd Calculation.
Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear
and Logic (SLL) Packages and Devices.
CAUTION
The maximum junction temperature, TJ(max) listed in the Absolute Maximum Ratings, is an
additional limitation to prevent damage to the device. Do not violate any values listed in the Absolute
Maximum Ratings. These limits are provided to prevent damage to the device.
9.2.1.2 Input Considerations
Unused inputs must be terminated to either VCC or ground. These can be directly terminated if the input is
completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used
sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used
for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the
SN74HC266, as specified in the Electrical Characteristics, and the desired input transition rate. A 10-kΩ resistor
value is often used due to these factors.
10
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: SN74HC266
SN74HC266
www.ti.com
SCLS135G – DECEMBER 1982 – REVISED APRIL 2021
The SN74HC266 has standard CMOS inputs, so input signal edge rates cannot be slow. Slow input edge
rates can cause oscillations and damaging shoot-through current. The recommended rates are defined in the
Recommended Operating Conditions.
Refer to Section 8.3 for additional information regarding the inputs for this device.
9.2.1.3 Output Considerations
The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase
the output voltage as specified by the VOL specification in the Electrical Characteristics. The plot in the Typical
Characteristics provides a typical relationship between output voltage and current for this device.
Open-drain outputs can be directly connected together to produce a wired-AND. This is possible because the
outputs cannot source current, and thus can never be in bus-contention.
Unused outputs can be left floating. Do not connect outputs directly to VCC or ground.
Refer to Section 8.3 for additional information regarding the outputs for this device.
9.2.2 Detailed Design Procedure
1. Add a decoupling capacitor from VCC to GND. The capacitor needs to be placed physically close to the
device and electrically close to both the VCC and GND pins. An example layout is shown in Section 11.
2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal
performance. This can be accomplished by providing short, appropriately sized traces from the SN74HC266
to the receiving device.
3. Ensure the resistive load at the output is larger than (VCC / IO(max)) Ω. This will ensure that the maximum
output current from the Absolute Maximum Ratings is not violated. Most CMOS inputs have a resistive load
measured in megaohms; much larger than the minimum calculated above.
4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase
can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd
Calculation
9.2.3 Application Curves
Clock
Control
Output
Figure 9-2. Typical application timing diagram
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: SN74HC266
11
SN74HC266
www.ti.com
SCLS135G – DECEMBER 1982 – REVISED APRIL 2021
10 Power Supply Recommendations
The power supply can be any voltage between the minimum and maximum supply voltage rating located in
the Recommended Operating Conditions. Each VCC terminal should have a bypass capacitor to prevent power
disturbance. A 0.1-μF capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps
to reject different frequencies of noise. The 0.1-μF and 1-μF capacitors are commonly used in parallel. The
bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in
Figure 11-1.
11 Layout
11.1 Layout Guidelines
When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many
cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of
a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined
voltages at the outside connections result in undefined operational states. All unused inputs of digital logic
devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to
prevent them from floating. The logic level that must be applied to any particular unused input depends on the
function of the device. Generally, the inputs are tied to GND or VCC, whichever makes more sense for the logic
function or is more convenient.
11.2 Layout Example
GND
VCC
Recommend GND flood fill for
improved signal isolation, noise
reduction, and thermal dissipation
Bypass capacitor
placed close to the
device
0.1 F
Avoid 90°
corners for
signal lines
1A
1
14
VCC
1B
2
13
4B
1Y
3
12
4A
2Y
4
11
4Y
2A
5
10
3Y
2B
6
9
3B
GND
7
8
3A
Unused inputs
tied to VCC
Unused output
left floating
Figure 11-1. Example layout for the SN74HC266
12
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: SN74HC266
SN74HC266
www.ti.com
SCLS135G – DECEMBER 1982 – REVISED APRIL 2021
12 Device and Documentation Support
12.1 Documentation Support
12.1.1 Related Documentation
For related documentation see the following:
• HCMOS Design Considerations
• CMOS Power Consumption and CPD Calculation
• Designing with Logic
12.2 Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to order now.
12.3 Support Resources
TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight
from the experts. Search existing answers or ask your own question to get the quick design help you need.
Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do
not necessarily reflect TI's views; see TI's Terms of Use.
12.4 Trademarks
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled
with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric changes could cause the device not to meet its published
specifications.
12.6 Glossary
TI Glossary
This glossary lists and explains terms, acronyms, and definitions.
13 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
Product Folder Links: SN74HC266
13
PACKAGE OPTION ADDENDUM
www.ti.com
5-Feb-2021
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
SN74HC266D
ACTIVE
SOIC
D
14
50
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
HC266
SN74HC266DR
ACTIVE
SOIC
D
14
2500
RoHS & Green
NIPDAU | SN
Level-1-260C-UNLIM
-40 to 85
HC266
SN74HC266DT
ACTIVE
SOIC
D
14
250
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
HC266
SN74HC266N
ACTIVE
PDIP
N
14
25
RoHS & Green
NIPDAU
N / A for Pkg Type
-40 to 85
SN74HC266N
SN74HC266NSR
ACTIVE
SO
NS
14
2000
RoHS & Green
NIPDAU
Level-1-260C-UNLIM
-40 to 85
HC266
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of