TL092CPS

TL092 DUAL JFET-INPUT OPERATIONAL AMPLIFIER SLOS372 – JUNE 2001 D D D D D D D D PS PACKAGE (TOP VIEW) Wide Range of Supply Voltages; Single Supply . . . 3 V to 36 V, or Dual Supplies Class AB Output Stage High-Impedance N-Channel-JFET Input Stage . . . 1012 Ω Typ Internal Frequency Compensation Short-Circuit Protection Input Common Mode Includes VCC– Low Input Offset Current . . . 50 pA Low Input Bias Current . . . 200 pA Typ 1OUT 1IN – 1IN + VCC – 1 8 2 7 3 6 4 5 VCC + 2OUT 2IN – 2IN + description The TL092 JFET-input operational amplifier is similar in performance to the MC3403 family, but with much higher input impedance derived from a FET input stage. The N-channel-JFET input stage allows a common-mode input voltage range that includes the negative supply voltage and offers a typical input impedance of 1012 Ω, a typical input offset current of 50 pA, and a typical input bias current of 200 pA. This device is designed to operate from a single supply over a range of 3 V to 36 V. Operation from split supplies also is possible, provided the difference between the two supplies is 3 V to 36 V. Output voltage range is from VCC– to VCC+ – 1.3 V, with a load resistor to VCC–. The TL092 is characterized for operation from 0°C to 70°C. AVAILABLE OPTIONS PACKAGED DEVICE PLASTIC SMALL OUTLINE (PS) TA 0°C to 70°C TL092CPSR The PS package is only available taped and reeled. Add the suffix R to device type for ordering (e.g., TL092CPSR). symbol IN + + IN – – OUT Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright  2001, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 1 TL092 DUAL JFET-INPUT OPERATIONAL AMPLIFIER SLOS372 – JUNE 2001 schematic VCC+ IN+ IN– OUT VCC– 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TL092 DUAL JFET-INPUT OPERATIONAL AMPLIFIER SLOS372 – JUNE 2001 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage: VCC+ (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 V VCC– (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –18 V VCC+ with respect to VCC– . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 V Differential input voltage, VID (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±36 V Input voltage, VI (see Notes 1 and 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±18 V Package thermal impedance, θJA (see Notes 4 and 5) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95°C/W Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 260°C Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –65°C to 150°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VCC+ and VCC–. 2. Differential voltages are at the noninverting input with respect to the inverting input. 3. Neither input must ever be more positive than VCC+ or more negative than VCC– – 0.3 V. 4. Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable ambient temperature is PD = (TJ(max) – TA)/θJA. Operating at the absolute maximum TJ of 150°C can impact reliability. 5. The package thermal impedance is calculated in accordance with JESD 51-7. recommended operating conditions VCC± TA MIN MAX Supply voltage 3 36 V Operating free-air temperature range 0 70 °C POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 UNIT 3 TL092 DUAL JFET-INPUT OPERATIONAL AMPLIFIER SLOS372 – JUNE 2001 electrical characteristics at specified free-air temperature, VCC± = ±15 V (all characteristics are specified under open-loop conditions, unless otherwise noted) PARAMETER VIO Input offset voltage αVIO Temperature coefficient of input offset voltage IIO‡ Input offset current IIB‡ Input bias current VICR Common-mode input voltage range VO(PP) ( ) Peak output voltage swing TEST CONDITIONS RS = 50 Ω MIN TA 25°C TYP† MAX 5 15 Full range 20 UNIT mV µV/°C 25°C 10 25°C 50 200 pA 5 nA 200 400 pA 10 nA Full range 25°C Full range 25°C VCC– to 12 VCC– to 13 RL = 2 kΩ 25°C ±10 ±13 RL = 10 kΩ 25°C ±12 ±13.5 RL = 2 kΩ Full range ±10 25°C 20 Full range 15 V V 200 AVD Large-signal g g differential voltage amplification RL = 2 kΩ kΩ, VO = ±10 V BOM Maximum output swing bandwidth RL = 2 kΩ, AVD = 1, VO(PP) = 20 V, THD < 5% B1 φm Unity gain bandwidth RL = 10 kΩ, Phase margin RL = 2 kΩ, VO = 50 mV CL = 200 pF ri Input resistance f = 20 Hz ro Output resistance f = 20 Hz 75 Ω CMRR Common-mode rejection ratio RS = 50 Ω, VIC = VICR 25°C 70 90 dB kSVR Supply-voltage rejection ratio (∆VCC/∆VIO) RS = 50 Ω, VCC± = ±3 V to ±15 V 25°C 75 90 dB 40 mA IOS ICC 25°C 9 kHz 25°C 1 MHz 25°C 60° 1012 25°C 25°C Short-circuit output current V/mV 25°C Ω Supply current (per amplifier) VO = 0, No load 25°C 1.5 2.5 mA † All typical values are at TA = 25°C. ‡ Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques that maintain the junction temperature as close to the ambient temperature as possible must be used. electrical characteristics at specified free-air temperature, VCC+ = 5 V, VCC– = 0 V, TA = 25°C (unless otherwise noted) PARAMETER TEST CONDITIONS VIO IIO Input offset voltage RS = 50 Ω, Input offset current IIB Input bias current VO = 2.5 V VO = 2.5 V VO(PP) Peak output voltage swing AVD kSVR ICC VO1/VO2 VO = 2.5 V RL = 10 kΩ 3.3 RL = 10 kΩ, VCC+ = 5 V to 30 V Large-signal differential voltage amplification RL = 2 kΩ, ∆VO =1.6 V 20 Supply-voltage rejection ratio (∆VCC/∆VIO) RS = 50 Ω, VCC± = ±3 V to ±15 V 75 Supply current (per amplifier) VO = 2.5 V, No load f = 1 kHz to 20 kHz Channel separation † All typical values are at TA = 25°C. 4 MIN POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 TYP† MAX UNIT 5 15 mV 50 200 pA 200 400 pA 3.5 V VCC+–1.7 V 200 V/mV dB 1.5 120 2.5 mA dB TL092 DUAL JFET-INPUT OPERATIONAL AMPLIFIER SLOS372 – JUNE 2001 operating characteristics, VCC± = ±15 V, TA = 25°C PARAMETER MIN TYP MAX UNIT CL = 100 pF, RL = 2 kΩ 0.6 V/µs CL = 100 pF, RL = 2 kΩ 0.2 µs CL = 100 pF, RL = 2 kΩ 0.2 µs Overshoot factor ∆VO = 50 mV (see Figure 1), ∆VO = 50 mV (see Figure 1), CL = 100 pF, RL = 2 kΩ 20% Crossover distortion VIPP = 30 mV, VO(PP) = 2 V, f = 10 kHz 1% Equivalent input noise voltage RS = 100 Ω, f = 1 kHz 34 Rise time Fall time nV/√Hz PARAMETER MEASUREMENT INFORMATION OUT VI + tr tf – Slew rate at unity gain Vn TEST CONDITIONS VI = ±10 V (see Figure 1), ∆VO = 50 mV (see Figure 1), SR CL = 100 pF RL = 2 kΩ Figure 1. Unity-Gain Amplifier POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 5 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, license, warranty or endorsement thereof. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use. Resale of TI’s products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use. Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright  2001, Texas Instruments Incorporated