0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
HMC792LP4E

HMC792LP4E

  • 厂商:

    HITTITE

  • 封装:

  • 描述:

    HMC792LP4E - 0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz - Hittite Microwave Corporat...

  • 数据手册
  • 价格&库存
HMC792LP4E 数据手册
HMC792LP4E v00.0609 0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz 5 ATTENUATORS - DIGITAL - SMT Typical Applications The HMC792LP4E is ideal for: • Cellular/3G Infrastructure • WiBro / WiMAX / 4G • Microwave Radio & VSAT • Test Equipment and Sensors • IF & RF Applications Features 0.25 dB LSB Steps to 15.75 dB Power-Up State Selection High Input IP3: +55 dBm Low Insertion Loss: 1.8 dB @ 2.0 GHz TTL/CMOS Compatible, Serial, Parallel or Latched Parallel Control ±0.2 dB Typical Step Error Single +3V or +5V Supply 24 Lead 4x4mm SMT Package: 16mm2 Functional Diagram General Description The HMC792LP4E is a broadband 6-bit GaAs IC Digital Attenuator in a low cost leadless SMT package. This versatile digital attenuator incorporates off-chip AC ground capacitors for near DC operation, making it suitable for a wide variety of RF and IF applications. The dual mode control interface is CMOS/TTL compatible, and accepts either a three wire serial input or a 6 bit parallel word. The HMC792LP4E also features a user selectable power up state and a serial output port for cascading other Hittite serial controlled components. The HMC792LP4E is housed in a RoHS compliant 4x4 mm QFN leadless package, and requires no external matching components. Electrical Specifi cations, TA = +25° C, Vctl = 0/+Vdd Min. Parameter Frequency (GHz) Vdd = +3V Insertion Loss Attenuation Range Return Loss (RF1, RF2, All Atten. States) Attenuation Accuracy: (Referenced to Insertion Loss) All Attenuation States DC - 3.0 GHz 3.0 - 6.0 GHz DC - 6.0 GHz DC - 6.0 GHz DC - 0.8 GHz 0.8 - 3.0 GHz 3.0 - 4.0 GHz 4.0 - 6.0 GHz 0.05 - 0.15 GHz 0.15 - 6.0 GHz DC - 6.0 GHz DC - 6.0 GHz 110 150 DC - 6.0 GHz 1.4 110 150 1.6 ns ns mA 1.8 3.3 15.75 17 2.4 5.0 Vdd = +5V 1.8 3.3 15.75 17 2.4 5.0 dB dB dB dB dB dB dB dB dBm dBm dBm Typ. Max. Min. Typ. Max. Units ± (0.2 + 4% of Atten. Setting) Max. ± (0.2 + 3% of Atten. Setting) Max. ± (0.2 + 5% of Atten. Setting) Max. ± (0.2 + 6% of Atten. Setting) Max. 22 27 55 22 30 55 Input Power for 0.1 dB Compression Input Third Order Intercept Point (Two-Tone Input Power= 10 dBm Each Tone) Switching Characteristics tRISE, tFALL (10/90% RF) tON, tOFF (50% CTL to 10/90% RF) Supply Current 5 - 226 F or price, delivery, and to place orders, please contact Hittite Microwave Corporation: 20 Alpha Road, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373 Order On-line at www.hittite.com HMC792LP4E v00.0609 0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz Normalized Attenuation [1] Insertion Loss vs. Temperature 0 NORMALIZED ATTENUATION (dB) [1] (Only Major States are Shown) 0 5 ATTENUATORS - DIGITAL - SMT 5 - 227 INSERTION LOSS (dB) -1 -5 -2 -10 -3 +25 C +85 C -40 C -4 -15 -5 0 1 2 3 4 5 6 FREQUENCY (GHz) -20 0 1 2 3 4 5 6 FREQUENCY (GHz) Input Return Loss [1] (Only Major States are Shown) 0 -5 RETURN LOSS (dB) Output Return Loss [1] (Only Major States are Shown) 0 -5 RETURN LOSS (dB) -10 -15 -20 -25 -30 -35 -40 -10 -15 -20 -25 -30 -35 -40 0 1 2 3 4 5 6 FREQUENCY (GHz) 0 1 2 3 4 5 6 FREQUENCY (GHz) Bit Error vs. Attenuation State 1 0.8 0.6 BIT ERROR (dB) 6 GHz Bit Error vs. Attenuation State [2] 1 0.8 0.6 BIT ERROR (dB) 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1 2GHz 900MHz 4GHz 6GHz 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1 0 4 8 12 16 ATTENUATION STATE (dB) 1GHz, 2GHz 100MHz, 4GHz 0 4 8 12 16 ATTENUATION STATE (dB) [1] Data taken with broadband DC blocks on RF ports, Vdd = 5V [2] Data taken with ACG capacitors, C4, C5 & C6 removed. See application circuit and note. F or price, delivery, and to place orders, please contact Hittite Microwave Corporation: 20 Alpha Road, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373 Order On-line at www.hittite.com HMC792LP4E v00.0609 0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz 5 ATTENUATORS - DIGITAL - SMT Bit Error vs. Frequency (Only Major States are Shown) 2 1.5 15.75 dB Bit Error vs. Frequency [2] (Only Major States are Shown) 2 1.5 1 BIT ERROR (dB) 0.5 0 -0.5 -1 -1.5 15.75 dB 1 BIT ERROR (dB) 0.5 0 -0.5 -1 -1.5 -2 0 1 2 3 4 5 6 FREQUENCY (GHz) -2 0 1 2 3 4 5 6 FREQUENCY (GHz) Worst Case Step Error Between Successive Attenuation States (Only Major States are Shown) 1 0.8 0.6 STEP ERROR (dB) 0.4 0.2 0 -0.2 -0.4 -0.6 -0.8 -1 0 1 2 3 4 5 6 FREQUENCY (GHz) Input IP3 vs. Temperature (Worst Case Major Bit State at Each Frequency is Shown) 70 65 60 IP3 (dBm) 55 50 45 40 35 30 0 1 2 3 4 5 6 FREQUENCY (GHz) +25 C +85 C -40 C Input Power for 0.1dB Compression @ Vdd = 3V (Detail of Low Frequency Roll-Off) 32 30 P0.1dB (dBm) Input Power for 0.1dB Compression @ Vdd = 5V (Detail of Low Frequency Roll-Off) 32 30 P0.1dB (dBm) 28 26 24 22 20 28 26 24 22 20 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 FREQUENCY (GHz) 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 FREQUENCY (GHz) 5 - 228 F or price, delivery, and to place orders, please contact Hittite Microwave Corporation: 20 Alpha Road, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373 Order On-line at www.hittite.com HMC792LP4E v00.0609 0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz Serial Control Interface The HMC792LP4E contains a 3-wire SPI compatible digital interface (SERIN, CLK, LE). The serial control interface is activated when P/S is kept high. The 6-bit serial word must be loaded MSB first. The positive-edge sensitive CLK and LE requires clean transitions. If mechanical switches are used, sufficient debouncing should be provided. When LE is high, 6-bit data in the serial input register is transferred to the attenuator. When LE is high CLK is masked to prevent data transition during output loading. When P/S is low, 3-wire SPI interface inputs (SERIN, CLK, LE) are disabled and the input register is loaded with parallel digital inputs (D0-D5). When LE is high, 6-bit parallel data changes the state of the part per truth table. For all modes of operations, the attenuation state will stay constant while LE is kept low. 5 ATTENUATORS - DIGITAL - SMT 5 - 229 F or price, delivery, and to place orders, please contact Hittite Microwave Corporation: 20 Alpha Road, Chelmsford, MA 01824 Phone: 978-250-3343 Fax: 978-250-3373 Order On-line at www.hittite.com HMC792LP4E v00.0609 0.25 dB LSB GaAs MMIC 6-BIT DIGITAL ATTENUATOR, DC - 6 GHz 5 ATTENUATORS - DIGITAL - SMT Timing Diagram (Latched Parallel Mode) Parameter Min. serial period, tSCK Control set-up time, tCS Control hold-time, tCH LE setup-time, tLN Min. LE pulse width, tLEW Min LE pulse spacing, tLES Serial clock hold-time from LE, tCKN Hold Time, tPH. Typ. 100 ns 20 ns 20 ns 10 ns 10 ns 630 ns 10 ns 0 ns 10 ns 2 ns Parallel Mode (Direct Parallel Mode & Latched Parallel Mode) Note: The parallel mode is enabled when P/S is set to low. Latch Enable Minimum Width, tLEN Setup Time, tPS Direct Parallel Mode - The attenuation state is changed by the control voltage inputs D0-D5 directly. The LE (Latch Enable) must be at a logic high at all times to control the attenuator in this manner. Latched Parallel Mode - The attenuation state is selected using the control voltage inputs D0-D5 and set while the LE is in the Low state. The attenuator will not change state while LE is Low. Once all Control Voltage Inputs are at the desired states the LE is pulsed. See timing diagram above for reference. Power-Up States If LE is set to logic LOW at power-up, the logic state of PUP1 and PUP2 determines the power-up state of the part per PUP truth table. If the LE is set to logic HIGH at power-up, the logic state of D0-D5 determines the power-up state of the part per truth table. The attenuator latches in the desired power-up state approximately 200 ms after power-up. PUP Truth Table LE 0 0 0 0 1 PUP1 0 1 0 1 X PUP2 0 0 1 1 X Relative Attenuation -15.75 -12 -8 Insertion Loss 0 to -15.75 dB Power-On Sequence The ideal power-up sequence is: GND, Vdd, digital inputs, RF inputs. The relative order of the digital inputs are not important as long as they are powered after Vdd / GND Note: The logic state of D0 - D5 determines the power-up state per truth table shown below when LE is high at power-up. Truth Table Control Voltage Input D5 D4 High High High High High Low High Low D3 High High High High Low High High Low D2 High High High Low High High High Low D1 High High Low High High High High Low D0 High Low High High High High High Low Reference Insertion Loss 0 dB -0.25 dB -0.5 dB -1 dB -2 dB -4 dB -8 dB -15.75 dB Control Voltage Table State Low High Vdd = +3V 0 to 0.5V @
HMC792LP4E 价格&库存

很抱歉,暂时无法提供与“HMC792LP4E”相匹配的价格&库存,您可以联系我们找货

免费人工找货