0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
KK74LV244D

KK74LV244D

  • 厂商:

    KODENSHI(可天士)

  • 封装:

  • 描述:

    KK74LV244D - OCTAL BUFFER/LINE DRIVE; 3-STATE - KODENSHI KOREA CORP.

  • 数据手册
  • 价格&库存
KK74LV244D 数据手册
TECHNICAL DATA KK74LV244 OCTAL BUFFER/LINE DRIVE; 3-STATE The KK74LV244 is a low-voltage Si-gate CMOS device and is pin and function compatible with KK74HC/HCT244. The KK74LV244 is an octal non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE and 2OE. A HIGH on nOE causes the outputs to assume a high impedance OFF-state. The KK74LV244 is identical to the KK74LV240 but has non-inverting outputs. • • • • • Outputs Directly Interface to CMOS, NMOS, and TTL Operating Voltage Range: 1.2 to 3.6 V Low Input Current: 1.0 µA, 0.1 µА at Т = 25 °С Output Current: 8 mA at VCC = 3.0 V High Noise Immunity Characteristic of CMOS Devices N SUFFIX PLASTIC DIP 20 1 20 1 DW SUFFIX SO ORDERING INFORMATION KK74LV24 Plastic DIP KK74LV244D SOIC TA = -40° to 125° C for all packages LOGIC DIAGRAM PIN ASSIGNMENT 1A0 1A1 1A2 1A3 DATA INPUT S 2 4 6 8 11 13 18 16 14 12 9 7 5 3 1Y0 1Y1 1Y2 1Y3 2Y0 2Y1 2Y0 2Y1 NONIN VERTING OUTPU TS 1OE 1A0 2Y3 1A1 2Y2 1A2 2Y1 1A3 2Y0 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 VCC 2OE 1Y0 2A3 1Y1 2A2 1Y2 2A1 1Y3 2A0 2A0 2A1 2A0 15 2A1 17 GND OUTPU T ENAB LES 1OE 2OE 1 19 FUNCTION TABLE Input nOE PIN 20=VCC PIN 10 = GND Output nAn L H X nYn L H Z L L H H= high level L = low level X = don’t care Z = high impedance 1 KK74LV244 MAXIMUM RATINGS* Symbol VCC IIK * IO * ICC IGND PD 1 Parameter DC supply voltage DC Input diode current DC Output diode current DC Output source or sink current DC VCC current DC GND current Power dissipation per package: * Plastic DIP SO Storage Temperature Lead Temperature, 1.5 mm (Plastic DIP Package), 0.3 mm (SO Package) from Case for 4 Seconds 4 Value -0.5 to +5.0 ±20 ±50 ±35 ±70 ±70 750 500 -65 to +150 260 Unit V mA mA mA mA mA mW IOK *2 3 Tstg TL * °C °C Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions. *1 VI < -0.5 V or VI > VCC + 0.5 V. *2 VO < -0.5 V or VO > VCC + 0.5 V. *3 -0.5 V < VO < VCC + 0.5 V. *4 Derating - Plastic DIP: - 12 mW/°C from 70° to 125°C SO Package: : - 8 mW/°C from 70° to 125°C RECOMMENDED OPERATING CONDITIONS Symbol VCC VI VO TA tr, tf DC Supply Voltage Input Voltage Output Voltage Operating Temperature, All Package Types Input Rise and Fall Time (Figure 1) VCC =1.2 V VCC =2.0 V VCC =3.0 V VCC =3.6 V Parameter Min 1.2 0 0 -40 0 0 0 0 Max 3.6 VCC VCC +125 1000 700 500 400 Unit V V V °C ns This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT should be constrained to the range GND≤(VIN or VOUT)≤VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open. 2 KK74LV244 DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND) Test Symbol VIH Parameter HIGH level input voltage conditions VCC V 1.2 2.0 3.0 3.6 1.2 2.0 3.0 3.6 VI = VIH or VIL IO = -50 µА 1.2 2.0 3.0 3.6 3.0 1.2 2.0 3.0 3.6 3.0 * 1.2 * * 25° C min 0.9 1.4 2.1 2.5 1.1 1.92 2.92 3.52 2.48 max 0.3 0.6 0.9 1.1 0.09 0.09 0.09 0.09 0.33 ±0.1 ±0.5 Guaranteed Limit -40°C to 85°C min 0.9 1.4 2.1 2.5 1.0 1.9 2.9 3.5 2.34 max 0.3 0.6 0.9 1.1 0.1 0.1 0.1 0.1 0.4 ±1.0 ±5 125°C min 0.9 1.4 2.1 2.5 1.0 1.9 2.9 3.5 2.20 max 0.3 0.6 0.9 1.1 0.1 0.1 0.1 0.1 0.5 ±1.0 ±10 V Unit VIL LOW level input voltage V VOH HIGH level output voltage V VI = VIH or VIL IO = -8 mА VOL LOW level output voltage VI = VIH or VIL IO = 50 µА V V VI = VIH or VIL IO = 8 mА II IOZ Input current VI = VCC or 0 V Three state leakage 3-state outputs current VI (01,19) = VIH VO =VCC or 0 V Supply current VI =VCC or 0 V IO = 0 µА V µА µА ICC - 8.0 - 80 - 160 µА * VCC = 3.3 ± 0.3 V 3 KK74LV244 AC ELECTRICAL CHARACTERISTICS (CL=50 pF, tr=tf=6.0 ns) Test Symbol Parameter conditions VCC V 1.2 2.0 * 1.2 2.0 * 1.2 2.0 * 1.2 2.0 * 3.0 VI = 0 V or VCC 25° C 100 24 15 140 30 20 140 32 20 60 16 10 7.0 50 Guaranteed Limit -40°C to 85°C max 125 30 19 175 35 24 175 40 25 75 20 13 7.0 125°C min max 150 36 23 210 41 28 210 48 30 90 24 15 7.0 ns Unit min max min tPHL, tPLH Propagation delay , 1An to VI = 0 V or VCC 1Yn, 2An to 2Yn Figure 1 and 3 tPHZ tPLZ Propagation delay, 1OE to VI = 0 V or VCC 1Yn, 2OE to 2Yn Figure 2 and 4 tPZH tPZL Propagation delay, 1OE to VI = 0 V or VCC 1Yn, 2OE to 2Yn Figure 2 and 4 tTHL, tTLH Output Transition Time, Any Output CI CPD Input capacitance Power dissipation capacitance (per one channel) VI = 0 V or VCC Figure 1 and 3 ns ns ns pF pF * VCC = 3.3 ± 0.3 V VCC t P LZ 50% tr 1An or 2An 10% 90% 50% tf VCC GND t PHL 1OE or 2OE t PZL 1Yn or 2Yn t PZH 50% GND VCC tPLH 1Yn or 2Yn t TL H 50% 10% 90% t PHZ 50% VOL VOH GND t TH L 1Yn or 2Yn Figure 1. Switching Waveforms Figure 2. Switching Waveforms TEST POINT DEVICE UNDER TEST TEST POINT 1k CL * OUTPUT * CL DEVICE UNDER TEST OUTPUT Co nnect to V CC when testing tPLZ and tPZL Co nnect to GND when testing tPHZ and tPZH * Includes all probe and jig capacitance Figure 3. Test Circuit * Includes all probe and jig capacitance Figure 4. Test Circuit 4 KK74LV244 N S UFFIX PLAS TIC DIP (MS - 0 0 1 AD) A Dimens ion, mm 20 11 B 1 10 Symbol A B C MIN 24.89 6.1 MAX 26.92 7.11 5.33 F L D F 0.36 1.14 2.54 7.62 0° 2.92 7.62 0.2 0.38 0.56 1.78 C -T- SEATING N G D 0.25 (0.010) M T K PLAN E G H H J M J K L M N 10° 3.81 8.26 0.36 NOTES : 1. Dimen s io n s “A ”, “B” d o n o t in clu d e mo ld flas h o r p ro tru s io n s . Maximu m mo ld flas h o r p ro tru s io n s 0.25 mm (0.010) p er s id e. D S UFFIX S OIC (MS - 0 1 3 AC) A 20 11 Dimens ion, mm Symbol MIN 12.6 7.4 2.35 0.33 0.4 1.27 9.53 0° 0.1 0.23 10 0.25 8° 0.3 0.32 10.65 0.75 MAX 13 7.6 2.65 0.51 1.27 H B P A B 1 G 10 C R x 45 C D F -TD 0.25 (0.010) M T C M K SE AT IN G PL AN E J F M G H J K M P R NOTES : 1. Dimen s io ns A an d B d o n o t in clud e mo ld flas h o r p ro tru s ion . 2. M aximu m mo ld flas h o r p ro tru s io n 0.15 mm (0.006) p er s id e fo r A ; fo r B ‑ 0.25 mm (0.010) p er s id e. 5
KK74LV244D 价格&库存

很抱歉,暂时无法提供与“KK74LV244D”相匹配的价格&库存,您可以联系我们找货

免费人工找货