MX25L4006E
MX25L4006E
3V, 4M-BIT [x 1/x 2]
CMOS SERIAL FLASH MEMORY
Key Features
• Hold Feature
• Low Power Consumption
• Auto Erase and Auto Program Algorithms
• Provides sequential read operation on whole chip
P/N: PM1576
Macronix Proprietary
1
Rev. 1.7, January 08, 2019
MX25L4006E
Contents
FEATURES................................................................................................................................................................... 4
GENERAL DESCRIPTION.......................................................................................................................................... 5
PIN CONFIGURATIONS............................................................................................................................................... 5
PIN DESCRIPTION....................................................................................................................................................... 5
BLOCK DIAGRAM........................................................................................................................................................ 6
MEMORY ORGANIZATION.......................................................................................................................................... 7
Table 1. Memory Organization.............................................................................................................................. 7
DEVICE OPERATION................................................................................................................................................... 8
Figure 1. Serial Peripheral Interface Modes Supported........................................................................................ 8
DATA PROTECTION..................................................................................................................................................... 9
Table 2. Protected Area Sizes............................................................................................................................... 9
HOLD FEATURE......................................................................................................................................................... 10
Figure 2. Hold Condition Operation ......................................................................................................... 10
Table 3. Command Definition.............................................................................................................................. 12
COMMAND DESCRIPTION........................................................................................................................................ 13
(1) Write Enable (WREN).................................................................................................................................... 13
(2) Write Disable (WRDI)..................................................................................................................................... 13
(3) Read Status Register (RDSR)....................................................................................................................... 14
(4) Write Status Register (WRSR)....................................................................................................................... 15
Table 4. Protection Modes................................................................................................................................... 15
(5) Read Data Bytes (READ).............................................................................................................................. 16
(6) Read Data Bytes at Higher Speed (FAST_READ)........................................................................................ 16
(7) Dual Output Mode (DREAD).......................................................................................................................... 16
(8) Sector Erase (SE).......................................................................................................................................... 16
(9) Block Erase (BE)............................................................................................................................................ 17
(10) Chip Erase (CE)........................................................................................................................................... 17
(11) Page Program (PP)...................................................................................................................................... 17
(12) Deep Power-down (DP)............................................................................................................................... 18
(13) Release from Deep Power-down (RDP), Read Electronic Signature (RES) .............................................. 18
(14) Read Identification (RDID)........................................................................................................................... 19
(15) Read Electronic Manufacturer ID & Device ID (REMS)............................................................................... 19
Table 5. ID Definitions......................................................................................................................................... 19
(16) Read SFDP Mode (RDSFDP)...................................................................................................................... 20
Read Serial Flash Discoverable Parameter (RDSFDP) Sequence..................................................................... 20
Table 6. Signature and Parameter Identification Data Values ............................................................................ 21
Table 7. Parameter Table (0): JEDEC Flash Parameter Tables.......................................................................... 22
Table 8. Parameter Table (1): Macronix Flash Parameter Tables....................................................................... 24
POWER-ON STATE.................................................................................................................................................... 26
ELECTRICAL SPECIFICATIONS............................................................................................................................... 27
Absolute Maximum Ratings................................................................................................................................. 27
P/N: PM1576
Macronix Proprietary
2
Rev. 1.7, January 08, 2019
MX25L4006E
Figure 3. Maximum Negative Overshoot Waveform........................................................................................... 27
Capacitance TA = 25°C, f = 1.0 MHz................................................................................................................... 27
Figure 4. Maximum Positive Overshoot Waveform............................................................................................. 27
Figure 5. Input Test Waveforms and Measurement Level................................................................................... 28
Figure 6. Output Loading..................................................................................................................................... 28
Table 9. DC Characteristics (Temperature = -40°C to 85°C, VCC = 2.7V ~ 3.6V) ............................................ 29
Table 10. AC Characteristics (Temperature = -40°C to 85°C, VCC = 2.7V ~ 3.6V) ........................................... 30
Table 11. Power-Up Timing................................................................................................................................. 31
Timing Analysis......................................................................................................................................................... 32
Figure 7. Serial Input Timing............................................................................................................................... 32
Figure 8. Output Timing....................................................................................................................................... 32
Figure 9. Hold Timing.......................................................................................................................................... 33
Figure 10. WP# Disable Setup and Hold Timing during WRSR when SRWD=1................................................ 33
Figure 11. Write Enable (WREN) Sequence (Command 06).............................................................................. 34
Figure 12. Write Disable (WRDI) Sequence (Command 04)............................................................................... 34
Figure 13. Read Status Register (RDSR) Sequence (Command 05)................................................................. 34
Figure 14. Write Status Register (WRSR) Sequence (Command 01)................................................................ 35
Figure 15. Read Data Bytes (READ) Sequence (Command 03)....................................................................... 35
Figure 16. Read at Higher Speed (FAST_READ) Sequence (Command 0B).................................................... 36
Figure 17. Dual Output Read Mode Sequence (Command 3B).......................................................................... 36
Figure 18. Sector Erase (SE) Sequence (Command 20)................................................................................... 37
Figure 19. Block Erase (BE) Sequence (Command 52 or D8)........................................................................... 37
Figure 20. Chip Erase (CE) Sequence (Command 60 or C7)............................................................................ 37
Figure 21. Page Program (PP) Sequence (Command 02)................................................................................. 38
Figure 22. Deep Power-down (DP) Sequence (Command B9).......................................................................... 38
Figure 23. Read Electronic Signature (RES) Sequence (Command AB)........................................................... 39
Figure 24. Release from Deep Power-down (RDP) Sequence (Command AB)................................................ 39
Figure 25. Read Identification (RDID) Sequence (Command 9F)....................................................................... 40
Figure 26. Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90)............................... 40
Figure 27. Power-up Timing................................................................................................................................ 41
OPERATING CONDITIONS........................................................................................................................................ 42
Figure 28. AC Timing at Device Power-Up.......................................................................................................... 42
Figure 29. Power-Down Sequence..................................................................................................................... 43
ERASE AND PROGRAMMING PERFORMANCE..................................................................................................... 44
DATA RETENTION .................................................................................................................................................... 44
LATCH-UP CHARACTERISTICS............................................................................................................................... 44
ORDERING INFORMATION....................................................................................................................................... 45
PART NAME DESCRIPTION...................................................................................................................................... 46
PACKAGE INFORMATION......................................................................................................................................... 47
8-pin SOP (150mil).............................................................................................................................................. 47
8-pin SOP (200mil).............................................................................................................................................. 48
8-pin PDIP (300mil)............................................................................................................................................. 49
8-land WSON (6x5mm, 0.8mm package height)................................................................................................. 50
8-land USON (2x3x0.6mm)................................................................................................................................. 51
REVISION HISTORY .................................................................................................................................................. 52
P/N: PM1576
Macronix Proprietary
3
Rev. 1.7, January 08, 2019
MX25L4006E
4M-BIT [x 1/x 2] CMOS SERIAL FLASH
FEATURES
GENERAL
• Supports Serial Peripheral Interface -- Mode 0 and
Mode 3
• 4,194,304 x 1 bit structure or 2,097,152 x 2 bits (Dual
Output mode) structure
• 128 Equal Sectors with 4K byte each
- Any Sector can be erased individually
• 8 Equal Blocks with 64K byte each
- Any Block can be erased individually
• Single Power Supply Operation
- 2.7 to 3.6 volt for read, erase, and program operations
• Latch-up protected to 100mA from -1V to Vcc +1V
SOFTWARE FEATURES
• Input Data Format
- 1-byte Command code
• Block Lock protection
- The BP0~BP2 status bit defines the size of the area
to be software protected against Program and Erase
instructions
• Auto Erase and Auto Program Algorithms
- Automatically erases and verifies data at selected
sector
- Automatically programs and verifies data at selected page by an internal algorithm that automatically
times the program pulse widths (Any page to be programed should have page in the erased state first)
• Status Register Feature
• Electronic Identification
- JEDEC 2-byte Device ID
- RES command, 1-byte Device ID
• Support Serial Flash Discoverable Parameters (SFDP)
mode
PERFORMANCE
• High Performance
- Fast access time: 86MHz serial clock
- Serial clock of Dual Output mode: 80MHz
- Fast program time: 0.6ms(typ.) and 3ms(max.)/
page (256-byte per page)
- Byte program time: 9us (typ.)
- Fast erase time: 40ms(typ.)/sector (4K-byte per
sector) ; 0.4s(typ.)/block (64K-byte per block)
• Low Power Consumption
- Low active read current: 12mA(max.) at 86MHz
and 4mA(max.) at 33MHz
- Low active programming current: 15mA (typ.)
- Low active sector erase current: 9mA (typ.)
- Low standby current: 15uA (typ.)
- Deep power-down mode 2uA (typ.)
• Minimum 100,000 erase/program cycles
• 20 years data retention
P/N: PM1576
HARDWARE FEATURES
• PACKAGE
- 8-pin SOP (150mil)
- 8-pin SOP (200mil)
- 8-pin PDIP (300mil)
- 8-land WSON (6x5mm, 0.8mm package height)
- 8-land USON (2x3x0.6mm)
- All devices are RoHS Compliant and Halogenfree
Macronix Proprietary
4
Rev. 1.7, January 08, 2019
MX25L4006E
GENERAL DESCRIPTION
The device features a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus.
The four bus signals are a clock input (SCLK), a serial data input (SI), a serial data output (SO), and a chip select (CS#).
Serial access to the device is enabled by CS# input.
When it is in Dual Output read mode, the SI and SO pins become SIO0 and SIO1 pins for data output.
The device provides sequential read operation on whole chip.
After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page basis, or
word basis for erase command is executes on sector, or block, or whole chip basis.
To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read
command can be issued to detect completion status of a program or erase operation via WIP bit.
When the device is not in operation and CS# is high, it is put in standby mode.
The device utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after 100,000
program and erase cycles.
PIN DESCRIPTION
PIN CONFIGURATIONS
8-PIN SOP (150/200mil)
CS#
SO/SIO1
WP#
GND
1
2
3
4
8
7
6
5
VCC
HOLD#
SCLK
SI/SIO0
8-LAND, WSON (6x5mm)
CS#
SO/SIO1
WP#
GND
P/N: PM1576
1
2
3
4
8
7
6
5
VCC
HOLD#
SCLK
SI/SIO0
8-PIN PDIP (300mil)
CS#
1
8
VCC
SO/SIO1
2
7
HOLD#
WP#
3
6
SCLK
GND
4
5
SI/SIO0
8-LAND USON (2x3mm)
CS#
SO/SIO1
WP#
GND
1
2
3
4
8
7
6
5
VCC
HOLD#
SCLK
SI/SIO0
SYMBOL DESCRIPTION
CS#
Chip Select
Serial Data Input (for 1 x I/O) / Serial Data
SI/SIO0
Input & Output (for Dual Output mode)
Serial Data Output (for 1 x I/O) / Serial
SO/SIO1
Data Output (for Dual Output mode)
SCLK Clock Input
WP# Write Protection
Hold, to pause the device without
HOLD#
deselecting the device
VCC
+ 3.3V Power Supply
GND Ground
Macronix Proprietary
5
Rev. 1.7, January 08, 2019
MX25L4006E
BLOCK DIAGRAM
X-Decoder
Address
Generator
SI/SIO0
SO/SIO1
SIO2 *
SIO3 *
WP# *
RESET# *
HOLD# *
CS#
SCLK
Memory Array
Y-Decoder
Data
Register
Sense
Amplifier
SRAM
Buffer
Mode
Logic
State
Machine
HV
Generator
Clock Generator
Output
Buffer
* Depends on part number options.
P/N: PM1576
Macronix Proprietary
6
Rev. 1.7, January 08, 2019
MX25L4006E
MEMORY ORGANIZATION
Table 1. Memory Organization
Block
7
6
5
4
3
2
1
0
P/N: PM1576
Sector
127
:
112
111
:
96
95
:
80
79
:
64
63
:
48
47
:
32
31
:
16
15
:
3
2
1
0
Address Range
07F000h
07FFFFh
:
:
070000h
070FFFh
06F000h
06FFFFh
:
:
060000h
060FFFh
05F000h
05FFFFh
:
:
050000h
050FFFh
04F000h
04FFFFh
:
:
040000h
040FFFh
03F000h
03FFFFh
:
:
030000h
030FFFh
02F000h
02FFFFh
:
:
020000h
020FFFh
01F000h
01FFFFh
:
:
010000h
010FFFh
00F000h
00FFFFh
:
:
003000h
003FFFh
002000h
002FFFh
001000h
001FFFh
000000h
000FFFh
Macronix Proprietary
7
Rev. 1.7, January 08, 2019
MX25L4006E
DEVICE OPERATION
1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
2. When incorrect command is inputted to this LSI, this LSI becomes standby mode and keeps the standby mode
until next CS# falling edge. In standby mode, SO pin of this LSI should be High-Z. The CS# falling time needs to
follow tCHCL spec.
3. When correct command is inputted to this LSI, this LSI becomes active mode and keeps the active mode until
next CS# rising edge. The CS# rising time needs to follow tCLCH spec.
4. Input data is latched on the rising edge of Serial Clock(SCLK) and data shifts out on the falling edge of SCLK.
The difference of serial peripheral interface mode 0 and mode 3 is shown as Figure 1.
5. For the following instructions: RDID, RDSR, READ, FAST_READ, RDSFDP, DREAD, RES and REMS the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS#
can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE, CE, PP, RDP and DP the CS# must
go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
6. During the progress of Write Status Register, Program, Erase operation, to access the memory array is neglected and not affect the current operation of Write Status Register, Program, Erase.
Figure 1. Serial Peripheral Interface Modes Supported
CPOL
CPHA
shift out
shift in
(Serial mode 0)
0
0
SCLK
(Serial mode 3)
1
1
SCLK
SI
MSB
SO
MSB
Note:
CPOL indicates clock polarity of serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not
transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which serial mode is
supported.
P/N: PM1576
Macronix Proprietary
8
Rev. 1.7, January 08, 2019
MX25L4006E
DATA PROTECTION
During power transition, there may be some false system level signals which result in inadvertent erasure or
programming. The device is designed to protect itself from these accidental write cycles.
The state machine will be reset as standby mode automatically during power up. In addition, the control register
architecture of the device constrains that the memory contents can only be changed after specific command
sequences have completed successfully.
In the following, there are several features to protect the system from the accidental write cycles during VCC powerup and power-down or from system noise.
• Valid command length checking: The command length will be checked whether it is at byte base and completed
on byte boundary.
• Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before
other command to change data. The WEL bit will return to reset stage under following situation:
- Power-up
- Write Disable (WRDI) command completion
- Write Status Register (WRSR) command completion
- Page Program (PP) command completion
- Sector Erase (SE) command completion
- Block Erase (BE) command completion
- Chip Erase (CE) command completion
• Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from
writing all commands except Release from deep power down mode command (RDP) and Read Electronic Signature command (RES).
I. Block lock protection
- Software Protection Mode (SPM): by using BP0-BP2 bits to set the part of Flash protected from data change.
- Hardware Protection Mode (HPM): by using WP# going low to protect the BP0-BP2 bits and SRWD bit from
data change.
Table 2. Protected Area Sizes
Status bit
BP2
BP1
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
P/N: PM1576
BP0
0
1
0
1
0
1
0
1
Protect level
4Mb
0 (none)
1 (1 block)
2 (2 blocks)
3 (4 blocks)
4 (8 blocks)
5 (All)
6 (All)
7 (All)
None
Block 7
Block 6-7
Block 4-7
All
All
All
All
Macronix Proprietary
9
Rev. 1.7, January 08, 2019
MX25L4006E
HOLD FEATURE
HOLD# pin signal goes low to hold any serial communications with the device. The HOLD feature will not stop the
operation of write status register, programming, or erasing in progress.
The operation of HOLD requires Chip Select (CS#) keeping low and starts on falling edge of HOLD# pin signal
while Serial Clock (SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not start
until Serial Clock signal being low). The HOLD condition ends on the rising edge of HOLD# pin signal while Serial
Clock(SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not end until Serial
Clock being low).
≈
SI/SIO0
≈ ≈
SO/SIO1
(internal)
SO/SIO1
(External)
Don’t care
Valid Data
Valid Data
High_Z
P/N: PM1576
Bit 6
Bit 5
Bit 6
≈
≈ ≈
SO/SIO1
(internal)
SO/SIO1
(External)
High_Z
Bit 7
Bit 5
≈
≈
SI/SIO0
≈
HOLD#
≈ ≈
SCLK
Valid Data
Bit 6
Bit 7
CS#
Don’t care
Bit 7
≈
HOLD#
≈ ≈
SCLK
≈
CS#
≈
Figure 2. Hold Condition Operation
Don’t care
Valid Data
Bit 7
Bit 7
Valid Data
Bit 6
High_Z
Bit 5
Bit 6
Macronix Proprietary
10
Don’t care
Bit 5
Valid Data
Bit 4
High_Z
Bit 3
Bit 4
Bit 3
Rev. 1.7, January 08, 2019
MX25L4006E
During the HOLD operation, the Serial Data Output (SO) is high impedance when Hold# pin goes low and will
keep high impedance until Hold# pin goes high and SCLK goes low. The Serial Data Input (SI) is don't care if
both Serial Clock (SCLK) and Hold# pin goes low and will keep the state until SCLK goes low and Hold# pin
goes high. If Chip Select (CS#) drives high during HOLD operation, it will reset the internal logic of the device. To
re-start communication with chip, the HOLD# must be at high and CS# must be at low.
Note: The HOLD feature is disabled during Quad I/O mode.
P/N: PM1576
Macronix Proprietary
11
Rev. 1.7, January 08, 2019
MX25L4006E
Table 3. Command Definition
COMMAND
(byte)
1st
2nd
3rd
4th
5th
Action
WREN
(write
Enable)
06 Hex
sets the
(WEL) write
enable latch
bit
WRSR
RDID
RDSR
WRDI
(write status
(read
(read status
(write disable)
register)
identification)
register)
04 Hex
01 Hex
9F Hex
to write new
output the
reset the
(WEL) write status register manufacturer
enable latch
ID and 2-byte
bit
device ID
REMS (Read
COMMAND
RDSFDP
RES (Read
Electronic
(byte)
(Read SFDP) Electronic ID) Manufacturer
& Device ID)
1st
5A Hex
AB Hex
90 Hex
2nd
AD1
x
x
3rd
AD2
x
x
4th
AD3
x
ADD(1)
5th
Dummy
Read SFDP to read out
Output the
mode
1-byte Device manufacturer
Action
ID
ID and device
ID
COMMAND
(byte)
1st
2nd
3rd
4th
5th
Action
PP
(Page
Program)
02 Hex
AD1
AD2
AD3
to program
the selected
page
05 Hex
to read out
the status
register
READ
(read data)
Fast Read
(fast read
data)
03 Hex
AD1
AD2
AD3
0B Hex
AD1
AD2
AD3
Dummy
n bytes read n bytes read
out until CS# out until CS#
goes high
goes high
DREAD
SE
(Double
BE
CE
(Sector
Output Mode
(Block Erase) (Chip Erase)
Erase)
command)
3B Hex
20 Hex
52 or D8 Hex 60 or C7 Hex
AD1
AD1
AD1
AD2
AD2
AD2
AD3
AD3
AD3
Dummy
to erase
n bytes read to erase the to erase the
whole chip
selected
selected
out by Dual
Output until
sector
block
CS# goes
high
DP
RDP (Release
(Deep Power from Deep
Down)
Power-down)
B9 Hex
AB Hex
enters deep
power down
mode
release from
deep power
down mode
(1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first.
(2) It is not recommended to adopt any other code which is not in the above command definition table.
P/N: PM1576
Macronix Proprietary
12
Rev. 1.7, January 08, 2019
MX25L4006E
COMMAND DESCRIPTION
(1) Write Enable (WREN)
The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, SE,
BE, CE, and WRSR, which are intended to change the device content, should be set every time after the WREN instruction setting the WEL bit.
The sequence is shown as Figure 11.
(2) Write Disable (WRDI)
The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.
The sequence is shown as Figure 12.
The WEL bit is reset by following situations:
- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Page Program (PP) instruction completion
- Sector Erase (SE) instruction completion
- Block Erase (BE) instruction completion
- Chip Erase (CE) instruction completion
P/N: PM1576
Macronix Proprietary
13
Rev. 1.7, January 08, 2019
MX25L4006E
(3) Read Status Register (RDSR)
The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in
program/erase/write status register condition) and continuously. It is recommended to check the Write in Progress (WIP)
bit before sending a new instruction when a program, erase, or write status register operation is in progress.
The sequence is shown as Figure 13.
The definition of the status register bits is as below:
WIP bit. The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write
status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status
register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status
register cycle.
WEL bit. The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable
latch. When WEL bit sets to 1, which means the internal write enable latch is set, the device can accept program/
erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the device will not accept program/erase/write status register instruction.
BP2, BP1, BP0 bits. The Block Protect (BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area(as defined in table 2) of the device to against the program/erase instruction without hardware protection mode being
set. To write the Block Protect (BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be
executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE),
Block Erase (BE) and Chip Erase(CE) instructions (only if all Block Protect bits set to 0, the CE instruction can be
executed)
SRWD bit. The Status Register Write Disable (SRWD) bit, non-volatile bit, is operated together with Write Protection (WP#) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1
and WP# pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is
no longer accepted for execution and the SRWD bit and Block Protect bits (BP2, BP1, BP0) are read only.
bit 7
bit 6
bit 5
SRWD Status
Register
Write Protect
0
0
1= status
register write
disable
0
0
bit 4
BP2
(the level of
protected
block)
bit 3
bit 2
bit 1
bit 0
BP1
BP0
(the level
(the level
WEL (write WIP (write in
of protected of protected enable latch) progress bit)
block)
block)
1=write
1=write
enable
operation
(note 1)
(note 1)
0=not write 0=not in write
enable
operation
(note 1)
Note:
1. See the table "Protected Area Sizes".
P/N: PM1576
Macronix Proprietary
14
Rev. 1.7, January 08, 2019
MX25L4006E
(4) Write Status Register (WRSR)
The WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, the
Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP2, BP1, BP0) bits to define the protected
area of memory (as shown in table 2). The WRSR also can set or reset the Status Register Write Disable (SRWD)
bit in accordance with Write Protection (WP#) pin signal. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.
The sequence is shown as Figure 14.
The WRSR instruction has no effect on b6, b5, b1, b0 of the status register.
The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write
in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1
during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL)
bit is reset.
Table 4. Protection Modes
Mode
Software protection
mode (SPM)
Hardware protection
mode (HPM)
Status register condition
WP# and SRWD bit status
Memory
Status register can be written
in (WEL bit is set to "1") and
the SRWD, BP2-BP0
bits can be changed
WP#=1 and SRWD bit=0, or
WP#=0 and SRWD bit=0, or
WP#=1 and SRWD=1
The protected area
cannot
be program or erase.
The SRWD, BP2-BP0 of
status register bits cannot be
changed
WP#=0, SRWD bit=1
The protected area
cannot
be program or erase.
Note:
1. As defined by the values in the Block Protect (BP2, BP1, BP0) bits of the Status Register, as shown in Table 2.
As the above table showing, the summary of the Software Protected Mode (SPM) and Hardware Protected Mode (HPM).
Software Protected Mode (SPM):
- When SRWD bit=0, no matter WP# is low or high, the WREN instruction may set the WEL bit and can change
the values of SRWD, BP2, BP1, BP0. The protected area, which is defined by BP2, BP1, BP0, is at software
protected mode (SPM).
- When SRWD bit=1 and WP# is high, the WREN instruction may set the WEL bit can change the values of
SRWD, BP2, BP1, BP0. The protected area, which is defined by BP2, BP1, BP0, is at software protected mode
(SPM).
Note: If SRWD bit=1 but WP# is low, it is impossible to write the Status Register even if the WEL bit has previously
been set. It is rejected to write the Status Register and not be executed.
Hardware Protected Mode (HPM):
- When SRWD bit=1, and then WP# is low (or WP# is low before SRWD bit=1), it enters the hardware protected
mode (HPM). The data of the protected area is protected by software protected mode by BP2, BP1, BP0 and
hardware protected mode by the WP# to against data modification.
Note: to exit the hardware protected mode requires WP# driving high once the hardware protected mode is entered.
If the WP# pin is permanently connected to high, the hardware protected mode can never be entered; only
can use software protected mode via BP2, BP1, BP0.
P/N: PM1576
Macronix Proprietary
15
Rev. 1.7, January 08, 2019
MX25L4006E
(5) Read Data Bytes (READ)
The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on
the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address
is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can
be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been
reached.
The sequence is shown as Figure 15.
(6) Read Data Bytes at Higher Speed (FAST_READ)
The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and
data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at
any location. The address is automatically increased to the next higher address after each byte data is shifted out,
so the whole memory can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when
the highest address has been reached.
The sequence is shown as Figure 16.
While Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.
(7) Dual Output Mode (DREAD)
The DREAD instruction enable double throughput of Serial Flash in read mode. The address is latched on rising
edge of SCLK, and data of every two bits(interleave on 1I/2O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next
higher address after each byte data is shifted out, so the whole memory can be read out at a single DREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.
The sequence is shown as Figure 17.
While Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any impact
on the Program/Erase/Write Status Register current cycle.
The DREAD only perform read operation. Program/Erase /Read ID/Read status....operation do not support DREAD
throughputs.
(8) Sector Erase (SE)
The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address
of the sector (see table 1) is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the
byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not
executed.
Address bits [Am-A12] (Am is the most significant address) select the sector address.
P/N: PM1576
Macronix Proprietary
16
Rev. 1.7, January 08, 2019
MX25L4006E
The sequence is shown as Figure 18.
The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in
Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the
tSE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the
page is protected by BP2, BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the page.
(9) Block Erase (BE)
The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address
of the block (see table 1) is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the
byte boundary (the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not
executed.
The sequence is shown as Figure 19.
The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in
Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the
tBE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the
page is protected by BP2, BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the page.
(10) Chip Erase (CE)
The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). Any address of the
sector (see table 1) is a valid address for Chip Erase (CE) instruction. The CS# must go high exactly at the byte
boundary( the latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.
The sequence is shown as Figure 20.
The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in
Progress (WIP) bit still can be check out during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE
timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip
is protected by BP2, BP1, BP0 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed
when BP2, BP1, BP0 all set to "0".
(11) Page Program (PP)
The Page Program (PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). The device
programs only the last 256 data bytes sent to the device. The last address byte (the 8 least significant address
bits, A7-A0) should be set to 0 for 256 bytes page program. If A7-A0 are not all zero, transmitted data that exceed
page length are programmed from the starting address (24-bit address that last 8 bit are all 0) of currently selected
page. If the data bytes sent to the device exceeds 256, the last 256 data byte is programmed at the request page
and previous data will be disregarded. If the data bytes sent to the device has not exceeded 256, the data will be
programmed at the request address of the page. There will be no effort on the other data bytes of the same page.
P/N: PM1576
Macronix Proprietary
17
Rev. 1.7, January 08, 2019
MX25L4006E
The sequence is shown as Figure 21.
The CS# must be kept to low during the whole Page Program cycle; The CS# must go high exactly at the byte
boundary( the latest eighth bit of data being latched in), otherwise the instruction will be rejected and will not be executed.
The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in
Progress (WIP) bit still can be check out during the Page Program cycle is in progress. The WIP sets 1 during the
tPP timing, and sets 0 when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the
page is protected by BP2, BP1, BP0 bits, the Page Program (PP) instruction will not be executed.
(12) Deep Power-down (DP)
The Deep Power-down (DP) instruction is for setting the device on the minimizing the power consumption (to entering the Deep Power-down mode), the standby current is reduced from ISB1 to ISB2). The Deep Power-down mode
requires the Deep Power-down (DP) instruction to enter, during the Deep Power-down mode, the device is not active and all Write/Program/Erase instruction are ignored. When CS# goes high, it's only in standby mode not deep
power-down mode. It's different from Standby mode.
The sequence is shown as Figure 22.
Once the DP instruction is set, all instruction will be ignored except the Release from Deep Power-down mode (RDP)
and Read Electronic Signature (RES) instruction. (RES instruction to allow the ID been read out). When Powerdown, the deep power-down mode automatically stops, and when power-up, the device automatically is in standby
mode. For RDP instruction the CS# must go high exactly at the byte boundary (the latest eighth bit of instruction
code been latched-in); otherwise, the instruction will not executed. As soon as Chip Select (CS#) goes high, a delay
of tDP is required before entering the Deep Power-down mode and reducing the current to ISB2.
(13) Release from Deep Power-down (RDP), Read Electronic Signature (RES)
The Release from Deep Power-down (RDP) instruction is terminated by driving Chip Select (CS#) High. When Chip
Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the
Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in
the Deep Power-down mode, though, the transition to the Stand-by Power mode is delayed by tRES2, and Chip
Select (CS#) must remain High for at least tRES2(max), as specified in Table 7. Once in the Stand-by Power mode,
the device waits to be selected, so that it can receive, decode and execute instructions.
RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as table of ID
Definitions. This is not the same as RDID instruction. It is not recommended to use for new design. For new deisng,
please use RDID instruction. Even in Deep power-down mode, the RDP and RES are also allowed to be executed,
only except the device is in progress of program/erase/write cycle; there's no effect on the current program/erase/
write cycle in progress.
The sequence is shown as Figure 23 and Figure 24.
The RES instruction is ended by CS# goes high after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previously
in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in
Deep Power-down mode, there's a delay of tRES2 to transit to standby mode, and CS# must remain to high at least
tRES2(max). Once in the standby mode, the device waits to be selected, so it can be receive, decode, and execute
instruction.
P/N: PM1576
Macronix Proprietary
18
Rev. 1.7, January 08, 2019
MX25L4006E
The RDP instruction is for releasing from Deep Power Down Mode.
(14) Read Identification (RDID)
The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The Macronix
Manufacturer ID is C2(hex), the memory type ID is 20(hex) as the first-byte device ID, and the individual device ID of
second-byte ID is as followings: 13(hex) for MX25L4006E.
The sequence is shown as Figure 25.
While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.
(15) Read Electronic Manufacturer ID & Device ID (REMS)
The REMS instruction is an alternative to the Release from Power-down/Device ID instruction that provides both the
JEDEC assigned manufacturer ID and the specific device ID.
The REMS instruction is very similar to the Release from Power-down/Device ID instruction. The instruction is initiated by driving the CS# pin low and shift the instruction code "90h" followed by two dummy bytes and one bytes address (A7~A0). After which, the Manufacturer ID for Macronix (C2h) and the Device ID are shifted out on the falling
edge of SCLK with most significant bit (MSB) first as shown in Figure 26. The Device ID values are listed in Table 5.
ID Definitions. If the one-byte address is initially set to 01h, then the device ID will be read first and then followed by
the Manufacturer ID. The Manufacturer and Device IDs can be read continuously, alternating from one to the other.
The instruction is completed by driving CS# high.
Table 5. ID Definitions
Command Type
RDID Command
RES Command
REMS Command
P/N: PM1576
MX25L4006E
memory type
20
electronic ID
12
manufacturer ID
C2
manufacturer ID
C2
memory density
13
device ID
12
Macronix Proprietary
19
Rev. 1.7, January 08, 2019
MX25L4006E
(16) Read SFDP Mode (RDSFDP)
The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional
and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables
can be interrogated by host system software to enable adjustments needed to accommodate divergent features
from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on
CFI.
The sequence of issuing RDSFDP instruction is CS# goes low→send RDSFDP instruction (5Ah)→send 3 address
bytes on SI pin→send 1 dummy byte on SI pin→read SFDP code on SO→to end RDSFDP operation can use CS#
to high at any time during data out.
SFDP is a JEDEC Standard, JESD216.
Read Serial Flash Discoverable Parameter (RDSFDP) Sequence
CS#
0
1
2
3
4
5
6
7
8
9 10
28 29 30 31
SCLK
Command
SI
SO
24 BIT ADDRESS
23 22 21
5Ah
3
2
1
0
High-Z
CS#
32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
SCLK
Dummy Cycle
SI
7
6
5
4
3
2
1
0
DATA OUT 2
DATA OUT 1
SO
7
6
5
4
3
2
0
7
MSB
MSB
P/N: PM1576
1
Macronix Proprietary
20
6
5
4
3
2
1
0
7
MSB
Rev. 1.7, January 08, 2019
MX25L4006E
Table 6. Signature and Parameter Identification Data Values
SFDP Table below is for MX25L4006EM1I-12G, MX25L4006EM2I-12G, MX25L4006EPI-12G, MX25L4006EZNI12G and MX25L4006EZUI-12G
Description
SFDP Signature
Comment
Fixed: 50444653h
Add (h) DW Add Data (h/b) Data
(Byte)
(Bit)
(Note1)
(h)
00h
07:00
53h
53h
01h
15:08
46h
46h
02h
23:16
44h
44h
03h
31:24
50h
50h
SFDP Minor Revision Number
Start from 00h
04h
07:00
00h
00h
SFDP Major Revision Number
Start from 01h
This number is 0-based. Therefore,
0 indicates 1 parameter header.
05h
15:08
01h
01h
06h
23:16
01h
01h
07h
31:24
FFh
FFh
00h: it indicates a JEDEC specified
header.
08h
07:00
00h
00h
Start from 00h
09h
15:08
00h
00h
Start from 01h
0Ah
23:16
01h
01h
How many DWORDs in the
Parameter table
0Bh
31:24
09h
09h
0Ch
07:00
30h
30h
0Dh
15:08
00h
00h
0Eh
23:16
00h
00h
0Fh
31:24
FFh
FFh
it indicates Macronix manufacturer
ID
10h
07:00
C2h
C2h
Start from 00h
11h
15:08
00h
00h
Start from 01h
12h
23:16
01h
01h
How many DWORDs in the
Parameter table
13h
31:24
04h
04h
14h
07:00
60h
60h
15h
15:08
00h
00h
16h
23:16
00h
00h
17h
31:24
FFh
FFh
Number of Parameter Headers
Unused
ID number (JEDEC)
Parameter Table Minor Revision
Number
Parameter Table Major Revision
Number
Parameter Table Length
(in double word)
Parameter Table Pointer (PTP)
First address of JEDEC Flash
Parameter table
Unused
ID number
(Macronix manufacturer ID)
Parameter Table Minor Revision
Number
Parameter Table Major Revision
Number
Parameter Table Length
(in double word)
Parameter Table Pointer (PTP)
First address of Macronix Flash
Parameter table
Unused
P/N: PM1576
Macronix Proprietary
21
Rev. 1.7, January 08, 2019
MX25L4006E
Table 7. Parameter Table (0): JEDEC Flash Parameter Tables
SFDP Table below is for MX25L4006EM1I-12G, MX25L4006EM2I-12G, MX25L4006EPI-12G, MX25L4006EZNI12G and MX25L4006EZUI-12G
Description
Comment
Block/Sector Erase sizes
00: Reserved, 01: 4KB erase,
10: Reserved,
11: not support 4KB erase
Write Granularity
0: 1Byte, 1: 64Byte or larger
Write Enable Instruction Required 0: not required
1: required 00h to be written to the
for Writing to Volatile Status
status register
Registers
Add (h) DW Add Data (h/b)
(Byte)
(Bit)
(Note1)
01b
02
1b
03
0b
30h
0: use 50h opcode,
1: use 06h opcode
Write Enable Opcode Select for
Note: If target flash status register is
Writing to Volatile Status Registers
nonvolatile, then bits 3 and 4 must
be set to 00b.
Contains 111b and can never be
Unused
changed
4KB Erase Opcode
01:00
31h
Data
(h)
E5h
04
0b
07:05
111b
15:08
20h
16
1b
18:17
00b
19
0b
20
0b
20h
(1-1-2) Fast Read (Note2)
0=not support 1=support
Address Bytes Number used in
addressing flash array
Double Transfer Rate (DTR)
Clocking
00: 3Byte only, 01: 3 or 4Byte,
10: 4Byte only, 11: Reserved
(1-2-2) Fast Read
0=not support 1=support
(1-4-4) Fast Read
0=not support 1=support
21
0b
(1-1-4) Fast Read
0=not support 1=support
22
0b
23
1b
33h
31:24
FFh
37h:34h
31:00
003F FFFFh
0=not support 1=support
32h
Unused
Unused
Flash Memory Density
(1-4-4) Fast Read Number of Wait 0 0000b: Wait states (Dummy
states (Note3)
Clocks) not support
(1-4-4) Fast Read Number of
000b: Mode Bits not support
Mode Bits (Note4)
38h
(1-4-4) Fast Read Opcode
39h
(1-1-4) Fast Read Number of Wait 0 0000b: Wait states (Dummy
states
Clocks) not support
(1-1-4) Fast Read Number of
000b: Mode Bits not support
Mode Bits
3Ah
(1-1-4) Fast Read Opcode
3Bh
P/N: PM1576
Macronix Proprietary
22
04:00
0 0000b
07:05
000b
15:08
FFh
20:16
0 0000b
23:21
000b
31:24
FFh
81h
FFh
00h
FFh
00h
FFh
Rev. 1.7, January 08, 2019
MX25L4006E
SFDP Table below is for MX25L4006EM1I-12G, MX25L4006EM2I-12G, MX25L4006EPI-12G, MX25L4006EZNI12G and MX25L4006EZUI-12G
Description
Comment
(1-1-2) Fast Read Number of Wait 0 0000b: Wait states (Dummy
states
Clocks) not support
(1-1-2) Fast Read Number of
000b: Mode Bits not support
Mode Bits
(1-1-2) Fast Read Opcode
Add (h) DW Add Data (h/b)
(Byte)
(Bit)
(Note1)
3Ch
3Dh
(1-2-2) Fast Read Number of Wait 0 0000b: Wait states (Dummy
states
Clocks) not support
(1-2-2) Fast Read Number of
000b: Mode Bits not support
Mode Bits
3Eh
(1-2-2) Fast Read Opcode
3Fh
(2-2-2) Fast Read
0=not support 1=support
Unused
(4-4-4) Fast Read
0=not support 1=support
40h
Unused
04:00
0 1000b
07:05
000b
15:08
3Bh
20:16
0 0000b
23:21
000b
31:24
FFh
00
0b
03:01
111b
04
0b
07:05
111b
Data
(h)
08h
3Bh
00h
FFh
EEh
Unused
43h:41h
31:08
FFh
FFh
Unused
45h:44h
15:00
FFh
FFh
20:16
0 0000b
23:21
000b
(2-2-2) Fast Read Number of Wait 0 0000b: Wait states (Dummy
states
Clocks) not support
(2-2-2) Fast Read Number of
000b: Mode Bits not support
Mode Bits
46h
(2-2-2) Fast Read Opcode
47h
31:24
FFh
FFh
49h:48h
15:00
FFh
FFh
20:16
0 0000b
23:21
000b
Unused
00h
(4-4-4) Fast Read Number of Wait 0 0000b: Wait states (Dummy
states
Clocks) not support
(4-4-4) Fast Read Number of
000b: Mode Bits not support
Mode Bits
4Ah
(4-4-4) Fast Read Opcode
4Bh
31:24
FFh
FFh
4Ch
07:00
0Ch
0Ch
4Dh
15:08
20h
20h
4Eh
23:16
10h
10h
4Fh
31:24
D8h
D8h
50h
07:00
00h
00h
51h
15:08
FFh
FFh
52h
23:16
00h
00h
53h
31:24
FFh
FFh
Sector Type 1 Size
Sector/block size = 2^N bytes (Note5)
0x00b: this sector type doesn't exist
Sector Type 1 erase Opcode
Sector Type 2 Size
Sector/block size = 2^N bytes
0x00b: this sector type doesn't exist
Sector Type 2 erase Opcode
Sector Type 3 Size
Sector/block size = 2^N bytes
0x00b: this sector type doesn't exist
Sector Type 3 erase Opcode
Sector Type 4 Size
Sector/block size = 2^N bytes
0x00b: this sector type doesn't exist
Sector Type 4 erase Opcode
P/N: PM1576
Macronix Proprietary
23
00h
Rev. 1.7, January 08, 2019
MX25L4006E
Table 8. Parameter Table (1): Macronix Flash Parameter Tables
SFDP Table below is for MX25L4006EM1I-12G, MX25L4006EM2I-12G, MX25L4006EPI-12G, MX25L4006EZNI12G and MX25L4006EZUI-12G
Description
Vcc Supply Maximum Voltage
Vcc Supply Minimum Voltage
Comment
2000h=2.000V
2700h=2.700V
3600h=3.600V
1650h=1.650V, 1750h=1.750V
2250h=2.250V, 2350h=2.350V
2650h=2.650V, 2700h=2.700V
Add (h) DW Add Data (h/b)
(Byte)
(Bit)
(Note1)
Data
(h)
61h:60h
07:00
15:08
00h
36h
00h
36h
63h:62h
23:16
31:24
00h
27h
00h
27h
H/W Reset# pin
0=not support 1=support
00
0b
H/W Hold# pin
0=not support 1=support
01
1b
Deep Power Down Mode
0=not support 1=support
02
1b
S/W Reset
0=not support 1=support
03
0b
S/W Reset Opcode
Reset Enable (66h) should be
issued before Reset Opcode
Program Suspend/Resume
0=not support 1=support
12
0b
Erase Suspend/Resume
0=not support 1=support
13
0b
14
1b
15
0b
66h
23:16
FFh
FFh
67h
31:24
FFh
FFh
65h:64h
Unused
Wrap-Around Read mode
0=not support 1=support
Wrap-Around Read mode Opcode
11:04
1111 1111b
4FF6h
(FFh)
Wrap-Around Read data length
08h:support 8B wrap-around read
16h:8B&16B
32h:8B&16B&32B
64h:8B&16B&32B&64B
Individual block lock
0=not support 1=support
00
0b
Individual block lock bit
(Volatile/Nonvolatile)
0=Volatile 1=Nonvolatile
01
1b
09:02
1111 1111b
(FFh)
10
1b
11
0b
Individual block lock Opcode
Individual block lock Volatile
protect bit default protect status
0=protect 1=unprotect
Secured OTP
0=not support 1=support
Read Lock
0=not support 1=support
12
0b
Permanent Lock
0=not support 1=support
13
0b
Unused
15:14
11b
Unused
31:16
FFh
FFh
31:00
FFh
FFh
Unused
6Bh:68h
6Fh:6Ch
C7FEh
MX25L4006EM1I-12G-SFDP_2014-10-14
P/N: PM1576
Macronix Proprietary
24
Rev. 1.7, January 08, 2019
MX25L4006E
Note 1: h/b is hexadecimal or binary.
Note 2: (x-y-z) means I/O mode nomenclature used to indicate the number of active pins used for the opcode (x),
address (y), and data (z). At the present time, the only valid Read SFDP instruction modes are: (1-1-1),
(2-2-2), and (4-4-4)
Note 3: Wait States is required dummy clock cycles after the address bits or optional mode bits.
Note 4: Mode Bits is optional control bits that follow the address bits. These bits are driven by the system
controller if they are specified. (eg,read performance enhance toggling bits)
Note 5: 4KB=2^0Ch,32KB=2^0Fh,64KB=2^10h
Note 6: All unused and undefined area data is blank FFh for SFDP Tables that are defined in Parameter
Identification Header. All other areas beyond defined SFDP Table are reserved by Macronix.
P/N: PM1576
Macronix Proprietary
25
Rev. 1.7, January 08, 2019
MX25L4006E
POWER-ON STATE
The device is at below states when power-up:
- Standby mode ( please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset
The device must not be selected during power-up and power-down stage unless the VCC achieves below correct
level:
- VCC minimum at power-up stage and then after a delay of tVSL
- GND at power-down
Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.
An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change
during power up state.
For further protection on the device, if the VCC does not reach the VCC minimum level, the correct operation is not
guaranteed. The write, read, erase, and program command should be sent after the below time delay:
- tVSL after VCC reached VCC minimum level
The device can accept read command after VCC reached VCC minimum and a time delay of tVSL.
Please refer to the figure of "power-up timing".
Note:
- To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is recommended.
(generally around 0.1uF)
P/N: PM1576
Macronix Proprietary
26
Rev. 1.7, January 08, 2019
MX25L4006E
ELECTRICAL SPECIFICATIONS
Absolute Maximum Ratings
RATING
Ambient Operating Temperature
Storage Temperature
Applied Input Voltage
Applied Output Voltage
VCC to Ground Potential
VALUE
-40°C to 85°C
-55°C to 125°C
-0.5V to 4.6V
-0.5V to 4.6V
-0.5V to 4.6V
Industrial (I) grade
Notes:
1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to
absolute maximum rating conditions for extended period may affect reliability.
2. Specifications contained within the following tables are subject to change.
3. During voltage transitions, all pins may overshoot to 4.6V or -0.5V for period up to 20ns.
4. All input and output pins may overshoot to VCC+0.5V while VCC+0.5V is smaller than or equal to 4.6V.
Figure 4. Maximum Positive Overshoot Waveform
Figure 3. Maximum Negative Overshoot Waveform
20ns
4.6V
0V
3.6V
-0.5V
20ns
Capacitance TA = 25°C, f = 1.0 MHz
Symbol
CIN
COUT
P/N: PM1576
Parameter
Input Capacitance
Output Capacitance
Min.
Typ.
Max.
6
8
Macronix Proprietary
27
Unit
pF
pF
Conditions
VIN = 0V
VOUT = 0V
Rev. 1.7, January 08, 2019
MX25L4006E
Figure 5. Input Test Waveforms and Measurement Level
Input timing reference level
0.8VCC
0.7VCC
0.3VCC
0.2VCC
Output timing reference level
AC
Measurement
Level
0.5VCC
Note: Input pulse rise and fall time are
工商网监
湘ICP备2023018690号
