ADC10221CIVT

ADC10221 10-Bit, 15 MSPS, 98 mW A/D Converter with Internal Sample and Hold January 2000 ADC10221 10-Bit, 15 MSPS, 98 mW A/D Converter with Internal Sample and Hold General Description The ADC10221 is the first in a family of low power, high performance CMOS analog-to-digital converters. It can digitize signals to 10 bits resolution at sampling rates up to 20 MSPS (15 MSPS guaranteed) while consuming a typical 98 mW from a single 5V supply. Reference force and sense pins allow the user to connect an external reference buffer amplifier to ensure optimal accuracy. The ADC10221 is guaranteed to have no missing codes over the full operating temperature range. The unique two stage architecture achieves 9.2 Effective Bits with a 10MHz input signal and a 20MHz clock frequency. Output formatting is straight binary coding. To ease interfacing to 3V systems, the digital I/O power pins of the ADC10221 can be tied to a 3V power source, making the outputs 3V compatible. When not converting, power consumption can be reduced by pulling the PD (Power Down) pin high, placing the converter into a low power standby state, where it typically consumes less than 4 mW. The ADC10221’s speed, resolution and single supply operation make it well suited for a variety of applications in video, imaging, communications, multimedia and high speed data acquisition. Low power, single supply operation ideally suit the ADC10221 for high speed portable applications, and its speed and resolution are ideal for charge coupled device (CCD) input systems. The ADC10221 comes in a space saving 32-pin TQFP and operates over the industrial (−40˚C ≤ TA ≤ +85˚C) temperature range. Features n n n n n Internal Sample-and-Hold Single +5V Operation Low Power Standby Mode Guaranteed No Missing Codes TTL/CMOS or 3V Logic Input/Output Compatible Key Specifications n Resolution n Conversion Rate n ENOB 10 MHz Input, 20 MHz Clock n DNL n Power Consumption n Low Power Standby Mode 9.2 Bits (typ) 0.35 LSB (typ) 98 mW (typ) 10 Bits 20 MSPS (typ) 15 MSPS (min) < 4 mW (typ) Applications n n n n n n Digital Video Document Scanners Medical Imaging Electro-Optics Plain Paper Copiers CCD Imaging Connection Diagram DS101038-1 TRI-STATE ® is a registered trademark of National Semiconductor Corporation. © 2000 National Semiconductor Corporation DS101038 www.national.com ADC10221 Ordering Information Commercial (−40˚C ≤ TA ≤ +85˚C) ADC10221CIVT NS Package TQFP Block Diagram DS101038-2 www.national.com 2 ADC10221 Pin Descriptions and Equivalent Circuits Pin No. Analog I/O Symbol Equivalent Circuit Description 30 VIN Analog Input signal to be converted. Conversion range is VREF+ S to VREF− S. 31 VREF+ F VREF+ S VREF− F VREF− S Analog input that goes to the high side of the reference ladder of the ADC. This voltage should force VREF+ S to be in the range of 2.3V to 4.0V. Analog output used to sense the voltage at the top of the ADC reference ladder. Analog input that goes to the low side of the reference ladder of the ADC. This voltage should force VREF− S to be in the range of 1.3V to 3.0V. Analog output used to sense the voltage at the bottom of the ADC reference ladder. 32 2 1 9 CLK Converter digital clock input. VIN is sampled on the falling edge of CLK input. 8 PD Power Down input. When this pin is high, the converter is in the Power Down mode and the data output pins are in a high impedance state. Output Enable pin. When this pin and the PD pin are low, the output data pins are active. When this pin or the PD pin is high, the output data pins are in a high impedance state. 26 OE 14 thru 19 and 22 thru 25 D0 -D9 Digital Output pins providing the 10 bit conversion results. D0 is the LSB, D9 is the MSB. Valid data is present just after the falling edge of the CLK input. 3, 7, 28 VA Positive analog supply pins. These pins should be connected to a clean, quiet voltage source of +5V. VA and VD should have a common supply and be separately bypassed with 10µF to 50µF capacitors in parallel with 0.1µF capacitors. Positive digital supply pins. These pins should be connected to a clean, quiet voltage source of +5V. VA and VD should have a common supply and be separately bypassed with 10µF to 50µF capacitors in parallel with 0.1µF capacitors. 3 www.national.com 5, 10 VD ADC10221 Pin Descriptions and Equivalent Circuits Pin No. Analog I/O Symbol Equivalent Circuit (Continued) Description 12, 21 VD I/O Positive supply pins for the digital output drivers. These pins should be connected to a clean, quiet voltage source of +3V to +5V and be separately bypassed with 10µF capacitors. The ground return for the analog supply. AGND and DGND should be connected together close to the ADC10221 package. The ground return for the digital supply. AGND and DGND should be connected together close to the ADC10221 pacjage. The ground return of the digital output drivers. 4, 27, 29 AGND 6, 11 13, 20 DGND DGND I/O www.national.com 4 ADC10221 Absolute Maximum Ratings (Notes 1, 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Positive Supply Voltage (V = VA = VD) Voltage on Any I/O Pin Input Current at Any Pin (Note 3) Package Input Current (Note 3) Package Dissipation at TA = 25˚C ESD Susceptibility (Note 5) Human Body Model Machine Model 1500V 200V 6.5V Soldering Temp., Infrared, 10 sec. (Note 6) Storage Temperature 300˚C −65˚C to +150˚C Operating Ratings(Notes 1, 2) Operating Temperature VA, VD Supply Voltage VD I/O Supply Voltage VIN Voltage Range VREF + Voltage Range VREF− Voltage Range PD, CLK, OE Voltage −40˚C ≤ TA ≤ +85˚C +4.5V to +5.5V +2.7V to 5.5V 1.3V to (VA-1.0V) 2.3V to (VA-1.0V) 1.3V to 3.0V −0.3V to + 5.5V −0.3V to (VA or VD) +0.3V) ± 25mA ± 50mA See (Note 4) Converter Electrical Characteristics The following specifications apply for VA = +5.0VDC, VD = 5.0VDC, VD I/O = 5.0VDC, VREF+ = +3.5VDC, VREF− = +1.5VDC, CL = 20pF, fCLK = 15 MHz, RS = 25Ω. Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25˚C(Note 7) Symbol Parameter Conditions Typical (Note 8) Limits (Note 9) Units Static Converter Characteristics INL DNL Integral Non-Linearity Differential-Non Linearity Resolution with No Missing Codes Zero Scale Offset Error Full-Scale Error Dynamic Converter Characteristics ENOB Effective Number of Bits fIN = 1.0 MHz fIN = 4.43 MHz fIN = 10 MHz, fCLK = 20 MHz fIN = 1.0 MHz fIN = 4.43 MHz fIN = 10 MHz, fCLK = 20 MHz fIN = 1.0 MHz fIN = 4.43 MHz fIN = 10 MHz, fCLK = 20 MHz fIN = 1.0 MHz fIN = 4.43 MHz fIN = 10 MHz, fCLK = 20 MHz fIN = 1.0 MHz fIN = 4.43 MHz fIN = 10 MHz, fCLK = 20 MHz fIN = 4.43 MHz, fCLK = 17.72 MHz fIN = 4.43 MHz, fCLK = 17.72 MHz VIN > VREF+ VIN < VREF− 150 Change in Full Scale with 4.5V to 5.5V Supply Change 56 9.5 9.5 9.2 59 59 57 60 60 58 −71 −70 −66 74 72 68 0.5 0.5 1023 0 MHz dB 9.0 Bits Bits(min) Bits dB dB(min) dB dB dB(min) dB dB dB(min) dB dB dB dB % deg −6 −6 ± 0.45 ± 0.35 ± 1.0 ± 0.85 10 LSB(max) LSB(max) Bits mV(max) mV(max) S/(N+D) Signal-to-Noise Plus Distortion Ratio 56 SNR Signal-to-Noise Ratio 58 THD Total Harmonic Distortion −59 SFDR DG DP Spurious Free Dynamic Range Differential Gain Error Differential Phase Error Overrange Output Code Underrange Output Code 60 BW PSRR Full Power Bandwidth Power Supply Rejection Ratio Reference and Analog Input Characteristics VIN CIN IIN Analog Input Range Analog VIN Input Capacitance Input Leakage Current 5 10 1.3 4.0 V(min) V(max) pF µA 5 www.national.com ADC10221 Converter Electrical Characteristics (Continued) The following specifications apply for VA = +5.0VDC, VD = 5.0VDC, VD I/O = 5.0VDC, VREF+ = +3.5VDC, VREF− = +1.5VDC, CL = 20pF, fCLK = 15 MHz, RS = 25Ω. Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25˚C(Note 7) Symbol Parameter Conditions Typical (Note 8) Limits (Note 9) 850 1150 4.0 1.3 1.0 2.7 Units Ω(min) Ω(max) V(max) V(min) V(min) V(max) Reference and Analog Input Characteristics RREF VREF+ VREF− (VREF+) − (VREF −) Reference Ladder Resistance Positive Reference Voltage Negative Reference Voltage Total Reference Voltage 1000 3.5 1.5 2.0 DC and Logic Electrical Characteristics The following specifications apply for VA = +5.0VDC, VD = +5.0VDC, VD I/O = 5.0VDC, VREF+ = +3.5VDC, VREF− = +1.5VDC, CL = 20 pF, fCLK = 15 MHz, RS = 25Ω. Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25˚C (Note 7) Symbol Parameter Logical ″1″ Input Voltage Logical ″0″ Input Voltage Logical ″1″ Input Current Logical ″0″ Input Current Logical ″1″ Output Voltage Logical ″0″ Output Voltage TRI-STATE Output Current Output Short Circuit Current Conditions Typical (Note 8) Limits (Note 9) 2.0 1.0 10 −10 4.0 2.4 0.4 0.4 −10 10 Units CLK, OE, PD, Digital Input Characteristics VIH VIL IIH IIL VD = 5.5V VD = 4.5V VIH = VD VIL = DGND VD I/O = VD I/O = VD I/O = VD I/O = + 4.5V, IOUT = −0.5 mA + 2.7V, IOUT = −0.5 mA + 4.5V, IOUT = 1.6 mA + 2.7V, IOUT = 1.6 mA V(min) V(max) µA µA V(min) V(min) V(max) V(max) µA µA mA mA 16 6 110 D00 - D13 Digital Output Characteristics VOH VOL IOZ IOS VOUT = DGND VOUT = VD VD I/O = 3V VD I/O = 5V PD = LOW, Ref not included PD = HIGH, Ref not included PD = LOW, Ref not included PD = HIGH, Ref not included ± 12 ± 25 14.5 0.5 5 0.2 98 Power Supply Characteristics IA ID + IDI/O PD Analog Supply Current Digital Supply Current Power Consumption mA(max) mA(max) mW (max) AC Electrical Characteristics The following specifications apply for VA = +5.0VDC, VD I/O = 5.0VDC, VREF+ = +3.5VDC, VREF− = +1.5VDC, fCLK = 15 MHz, trc = tfc = 5 ns, RS = 25Ω. CL (data bus loading) = 20 pF, Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25˚C(Note 7) Symbol fCLK1 fCLK2 tCH tCL Parameter Maximum Clock Frequency Minimum Clock Frequency Clock High Time Clock Low Time Duty Cycle Pipeliine Delay (Latency) trc, tfc Clock Input Rise and Fall Time 50 Conditions Typical (Note 8) 20 1 23 23 45 55 2.0 5 Limits (Note 9) 15 Units (Limits) MHz(min) MHz(max) ns(min ns(min) %(min) %(max) Clock Cycles ns(max) www.national.com 6 ADC10221 AC Electrical Characteristics (Continued) The following specifications apply for VA = +5.0VDC, VD I/O = 5.0VDC, VREF+ = +3.5VDC, VREF− = +1.5VDC, fCLK = 15 MHz, trc = tfc = 5 ns, RS = 25Ω. CL (data bus loading) = 20 pF, Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25˚C(Note 7) Symbol tr, tf tOD tOH Parameter Output Rise and Fall Times Fall of CLK to data valid Output Data Hold Time From output High, 2K to Ground From output Low, 2K to VD I/O 1K to VCC Conditions Typical (Note 8) 10 20 12 25 18 25 40 25 Limits (Note 9) Units (Limits) ns ns(max) ns ns ns ns ns ps conversion conversion tDIS Rising edge of OE to valid data tEN tVALID tAJ Falling edge of OE to valid data Data valid time Aperture Jitter Full Scale Step Response Overrange Recovery Time PD low to 1/2 LSB accurate conversion (Wake-Up time) < 30 tr = 10ns VIN step from (VREF+ +100 mV) to (VREF−) 1 1 tWU 700 ns Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions. Note 2: All voltages are measured with respect to GND = AGND = DGND = 0V, unless otherwise specified. Note 3: When the input voltage at any pin exceeds the power supplies ( VIN < AGND or VIN > VA or VD), the current at that pin should be limited to 25 mA. The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 25 mA to two. Note 4: The absolute maximum junction temperature (TJmax) for this device is 150˚C. The maximum allowable power dissipation is dictated by TJmax, the junction-to-ambient thermal resistance (θJA), and the ambient temperature (TA), and can be calculated using the formula PDMAX = (TJmax - TA)/θJA. In the 32-pin TQFP, θJA is 69˚C/W, so PDMAX = 1,811 mW at 25˚C and 942 mW at the maximum operating ambient temperature of 85˚C. Note that the power dissipation of this device under normal operation will typically be about 110 mW (98 mW quiescent power + 2 mW reference ladder power +10 mW due to 10 TTL load on each digital output). The values for maximum power dissipation listed above will be reached only when the ADC10221 is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided. Note 5: Human body model is 100 pF capacitor discharged through a 1.5kΩ resistor. Machine model is 220 pF discharged through ZERO Ω. Note 6: See AN450, ″Surface Mounting Methods and Their Effect on Product Reliability″, or the section entitled ″Surface Mount″ found in any post 1986 National Semiconductor Linear Data Book, for other methods of soldering surface mount devices. Note 7: The inputs are protected as shown below. Input voltage magnitudes up to 500mV beyond the supply rails will not damage this device. However, errors in the A/D conversion can occur if the input goes above VA or below AGND by more than 300 mV. DS101038-12 DS101038-24 DS101038-11 Note 8: Typical figures are at TA = TJ = 25˚C, and represent most likely parametric norms. Note 9: Tested limits are guaranteed to National’s AOQL (Average Outgoing Quality Level). Note 10: When the input signal is between VREF+ and (VA + 300mV), the output code will be 3FFh, or all 1s. When the input signal is between −300 mV and VREF−, the output code will be 000h, or all 0s. 7 www.national.com ADC10221 Typical Performance Characteristics specified. Typical INL INL vs fCLK VA = VD = VDI/O = 5V, fCLK = 20MHz, unless otherwise INL vs VA DS101038-25 DS101038-26 DS101038-27 INL vs Clock Duty Cycle Typical DNL DNL vs fCLK DS101038-38 DS101038-39 DS101038-28 DNL vs VA DNL vs Clock Duty Cycle SINAD & ENOB vs Temperature and fIN DS101038-29 DS101038-40 DS101038-30 SINAD & ENOB vs VA SINAD & ENOB vs fCLK and fIN IA + ID vs. Temperature DS101038-37 DS101038-31 DS101038-32 www.national.com 8 ADC10221 Typical Performance Characteristics specified. (Continued) Spectral Response at 20 MSPs VA = VD = VDI/O = 5V, fCLK = 20MHz, unless otherwise DS101038-35 Specification Definitions APERTURE JITTER is the variation in aperture delay from sample to sample. Aperture jitter shows up as input noise. APERTURE DELAY See Sampling Delay. DIFFERENTIAL GAIN ERROR is the percentage difference between the output amplitudes of a given amplitude small signal, high frequency sine wave input at two different dc input levels. DIFFERENTIAL PHASE ERROR is the difference in the output phase of a small signal sine wave input at two different dc input levels. DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB. EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise and Distortion Ratio (S/N+D or SINAD). ENOB is defined as (SINAD −1.76) / 6.02. FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops 3 dB below its 1 MHz value for a full scale input. The test is performed with fIN equal to 100 kHz plus integral multiples of fCLK. The input frequency at which the output is −3 dB relative to the1 MHz input signal is the full power bandwidth. FULL SCALE (FS) INPUT RANGE of the ADC is the input range of voltages over which the ADC will digitize that input. For VREF+ = 3.50V and VREF− = 1.50V, FS = (VREF+) − (VREF−) = 2.00V. FULL SCALE OFFSET ERROR is a measure of how far the last code transition is from the ideal 11⁄2 LSB below VREF+ and is defined as V1023 −1.5 LSB − VREF+ , where V1023 is the voltage at which the transitions from code 1022 to 1023 occurs. FULL SCALE STEP RESPONSE is defined as the time required after VIN goes from VREF− to VREF+, or VREF+ to VREF−, and settles sufficiently for the converter to recover and make a conversion with its rated accuracy. INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from negative full scale (1⁄2 LSB below the first code transition) through positive full scale (11⁄2 LSB above the last code transition). The deviation of any given code from this straight line is measured from the center of that code value. OUTPUT DELAY is the time delay after the fall of the input clock before the data update is present at the output pins. OUTPUT HOLD TIME is the length of time that the output data is valid after the fall of the input clock. OVER RANGE RECOVERY TIME is the time required after VIN goes from AGND to VREF+ or VIN goes from VA to VREF− for the converter to recover and make a conversion with its rated accuracy. PIPELINE DELAY (LATENCY) is the number of clock cycles between initiation of conversion and when that data is presented to the output driver stage. Data for any given sample is available by the Pipeline Delay plus the Output Delay after that sample is taken. New data is available at every clock cycle, but the data lags the conversion by the pipeline delay. PSRR (POWER SUPPLY REJECTION RATIO) is the ratio of the change in dc power supply voltage to the resulting change in Full Scale Error, expressed in dB. SAMPLING (APERTURE) DELAY or APERTURE TIME is that time required after the fall of the clock input for the sampling switch to open. The sample is effectively taken this amount of time after the fall of the clock input. SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms value of the sum of all other spectral components below one-half the sampling frequency, not including harmonics or dc. SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SINAD) is the ratio, expressed in dB, of the RMS value of the input signal to the RMS value of all of the other spectral components below half the clock frequency, including harmonics but excluding dc. SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB or dBc, between the RMS values of the input signal and the peak spurious signal, where a spurious signal is any signal present in the output spectrum that is not present at the input. TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dB, of the rms total of the first six harmonic components, to the rms value of the input signal. ZERO SCALE OFFSET ERROR is the difference between the ideal input voltage (1⁄2 LSB) and the actual input voltage that just causes a transition from an output code of zero to an output code of one. 9 www.national.com ADC10221 Timing Diagram DS101038-15 FIGURE 1. ADC10221 Timing Diagram DS101038-17 DS101038-16 FIGURE 2. AC Test Circuit FIGURE 3. tEN, tDIS Test Circuit Functional Description The ADC10221 maintains excellent dynamic performance for input signals up to half the clock frequency. The use of an internal sample-and-hold amplifier (SHA) enables sustained dynamic performance for signals of input frequency beyond the clock rate, lowers the converter’s input capacitance and reduces the number of external components required. The analog signal at VIN that is within the voltage range set by VREF+ S and VREF− S are digitized to ten bits at up to 25 MSPS. Input voltages below VREF− S will cause the output word to consist of all zeroes. Input voltages above VREF+ S will cause the output word to consist of all ones. VREF+ S has a range of 2.3 to 4.0 Volts, while VREF− S has a range of 1.3 to 3.0 Volts. VREF+ S should always be at least 1.0 Volt more positive than VREF− S. Data is acquired at the falling edge of the clock and the digital equivalent of that data is available at the digital outputs 2.0 clock cycles plus tOD later. The ADC10221 will convert as long as the clock signal is present at pin 9 and the PD pin is low. The Output Enable pin (OE), when low, enables the output pins. The digital outputs are in the high impedance state when the OE pin is low or the PD pin is high. www.national.com 10 ADC10221 Applications Information 1.0 THE ANALOG INPUT The analog input of the ADC10221 is a switch (transmission gate) followed by a switched capacitor amplifier. The capacitance seen at the input changes with the clock level, appearing as about 3 pF when the clock is low, and about 5 pF when the clock is high. This small change in capacitance can be reasonably assumed to be a fixed capacitance. Care should be taken to avoid driving the input beyond the supply rails, even momentarily, as during power-up. The CLC409 has been found to be a good device to drive the ADC10221 because of its low voltage capability, wide bandwidth, low distortion and minimal Differential Gain and Differential Phase. The CLC409 performs best with a feedback resistor of about 100 ohms. Care should be taken to keep digital noise out of the analog input circuitry to maintain highest noise performance. 2.0 REFERENCE INPUTS Note: Throughout this data sheet reference is made to VREF+ and to VREF−. These refer to the internal voltage across the reference ladder and are, nominally, VREF+ S and VREF− S, respectively. Figure 4 shows a simple reference biasing scheme with minimal components. While this circuit might suffice for some applications, it does suffer from thermal drift because the external 750Ω resistor at pins 1 and 2 will have a different temperature coefficient than the on-chip resistors. Also, the on-chip resistors, while well matched to each other, will have a large tolerance compared with any external resistors, causing the value of VREF- to be quite variable. The circuit of Figure 5 is an improvement over the circuit of Figure 4 in that both ends of the reference ladder are defined with reference voltages. This reduces problems of high reference variability and thermal drift, but requires two reference sources. In addition to the usual VREF+ and VREF− reference inputs, the ADC10221 has two sense outputs for precision control of the ladder voltages. These sense outputs (VREF+ S and VREF− S) compensate for errors due to IR drops between the source of the reference voltages and the ends of the reference ladder itself. With the addition of two op-amps, the voltages at the top and bottom of the reference ladder can be forced to the exact value desired, as shown in Figure 6. DS101038-18 FIGURE 4. Simple, low component cournt reference biasing 11 www.national.com ADC10221 Applications Information (Continued) DS101038-19 FIGURE 5. Better low component count reference biasing The VREF+ F and VREF− F pins should each be bypassed to AGND with 10 µF tantalum or electrolytic and 0.1 µF ceramic capacitors. The circuit of Figure 6 may be used if it is desired to obtain precise reference voltages. The LMC6082 in this circuit was chosen for its low offset voltage, low voltage capability and low cost. Since the current flowing through the sense lines (those lines associated with VREF+ S and VREF− S) is essentially zero, there is negligible voltage drop across any resistance in series with these sense pins and the voltage at the inverting input of the op-amp accurately represents the voltage at the top (or bottom) of the ladder. The op-amp drives the force input, forcing the voltage at the ends of the ladder to equal the voltage at the op-amp’s non-inverting input, plus any offset voltage. For this reason, op-amps with low VOS, such as the LMC6081 and LMC6082, should be used for this application. Voltages at the reference sense pins (VREF+ S and VREF− S) should be within the range specified in the Operating Ratings table (2.3V to 4.0V for VREF+ and 1.3V to 3.0V for VREF−). Any device used to drive the reference pins should be able to source sufficient current into the VREF+ F pin and sink sufficient current from the VREF− F pin when the ladder is at its minimum value of 850 Ohms. The reference voltage at the top of the ladder (VREF+) may take on values as low as 1.0V above the voltage at the bottom of the ladder (VREF−) and as high as (VA - 1.0V) Volts. The voltage at the bottom of the ladder (VREF−) may take on values as low as 1.3 Volts and as high as 3.0V. However, to minimize noise effects and ensure accurate conversions, the total reference voltage range (VREF+ - VREF−) should be a minimum of 2.0V and a maximum of 2.7V. www.national.com 12 ADC10221 Applications Information (Continued) DS101038-20 FIGURE 6. Setting precision reference voltages 3.0 POWER SUPPLY CONSIDERATIONS A/D converters draw sufficient transient current to corrupt their own power supplies if not adequately bypassed. A 10 µF to 50 µF tantalum or aluminum electrolytic capacitor should be placed within an inch (2.5 centimeters) of the A/D power pins, with a 0.1 µF ceramic chip capacitor placed as close as possible to each of the converter’s power supply pins. Leadless chip capacitors are preferred because they have low lead inductance. While a single voltage source should be used for the analog and digital supplies of the ADC10221, these supply pins should be well isolated from each other to prevent any digital noise from being coupled to the analog power pins. A choke or ferrite bead is recommended between the analog and digital supply lines, with a ceramic capacitor close to the analog supply pin. The converter digital supply should not be the supply that is used for other digital circuitry on the board. It should be the same supply used for the ADC10221 analog supply. As is the case with all high speed converters, the ADC10221 should be assumed to have little high frequency power supply rejection. A clean analog power source should be used. No pin should ever have a voltage on it that is in excess of the supply voltages or below ground, not even on a transient basis. This can be a problem upon application of power to a 13 circuit. Be sure that the supplies to circuits driving the CLK, PD, OE, analog input and reference pins do not come up any faster than does the voltage at the ADC10221 power pins. 4.0 THE ADC10221 CLOCK Although the ADC10221 is tested and its performance is guaranteed with a 15 MHz clock, it typically will function with clock frequencies from 1 MHz to 20 MHz. Performance is best if the clock rise and fall times are 5 ns or less and if the clock line is terminated with a series RC of about 100 Ohms and 47 pF near the clock input pin, as shown in Figure 6. 5.0 LAYOUT AND GROUNDING Proper routing of all signals and proper ground techniques are essential to ensure accurate conversion. Separate analog and digital ground planes are required to meet data sheet limits. The analog ground plane should be low impedance and free of noise form other parts of the system. Each bypass capacitor should be located as close to the appropriate converter pin as possible and connected to the pin and the appropriate ground plane with short traces. The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input. Any external com- www.national.com ADC10221 Applications Information (Continued) ponent (e.g., a filter capacitor) connected between the converter’s input and ground should be connected to a very clean point in the analog ground return. Figure 7 gives an example of a suitable layout, including power supply routing, ground plane separation, and bypass capacitor placement. All analog circuitry (input amplifiers, filters, reference components, etc.) should be placed on or over the analog ground plane. All digital circuitry and I/O lines should be over the digital ground plane. Digital and analog signal lines should never run parallel to each other in close proximity with each other. They should only cross each other when absolutely necessary, and then only at 90˚ angles. Violating this rule can result in digital noise getting into the input, which degrades accuracy and dynamic performance (THD, SNR, SINAD). DS101038-21 FIGURE 7. An acceptable layout pattern www.national.com 14 ADC10221 Applications Information 6.0 DYNAMIC PERFORMANCE (Continued) The ADC10221 is ac tested and its dynamic performance is guaranteed. To meet the published specifications, the clock source driving the CLK input must be free of jitter. For best ac performance, isolating the ADC clock from any digital circuitry should be done with adequate buffers, as with a clock tree. See Figure 8 Meeting dynamic specifications is also dependent upon keeping digital noise out of the input, as mentioned in Sections 1.0 and 5.0. (e.g., 74F and 74AC devices) to exhibit undershoot that goes more than a volt below ground. A resistor of 50 to 100Ω in series with the offending digital input will usually eliminate the problem. Care should be taken not to overdrive the inputs of the ADC10221 (or any device) with a device that is powered from supplies outside the range of the ADC10221 supply. Such practice may lead to conversion inaccuracies and even to device damage. Attempting to drive a high capacitance digital data bus. The more capacitance the output drivers has to charge for each conversion, the more instantaneous digital current is required from VD and DGND. These large charging current spikes can couple into the analog section, degrading dynamic performance. Adequate bypassing and maintaining separate analog and digital ground planes will reduce this problem on the board. Buffering the digital data outputs (with an 74F541, for example) may be necessary if the data bus to be driven is heavily loaded. Dynamic performance can also be improved by adding series resistors of 47Ω at each digital output. Driving the VREF+ F pin or the VREF− F pin with devices that can not source or sink the current required by the ladder. As mentioned in section 2.0, be careful to see that any driving devices can source sufficient current into the VREF+ F pin and sink sufficient current from the VREF− F pin. If these pins are not driven with devices than can handle the required current, they will not be held stable and the converter output will exhibit excessive noise. Using a clock source with excessive jitter. This will cause the sampling interval to vary, causing excessive output noise and a reduction in SNR performance. Simple gates with RC timing is generally inadequate. Using the same voltage source for VD and other digital logic. As mentioned in Section 3.0, VD should use the same power source used by VA, but should be decoupled from VA. DS101038-22 FIGURE 8. Isolating the ADC clock from digital circuitry 7.0 COMMON APPLICATION PITFALLS Driving the inputs (analog or digital) beyond the power supply rails. For proper operation, all inputs should not go more than 300mV beyond the supply pins. Exceeding these limits on even a transient basis can cause faulty or erratic operation. It is not uncommon for high speed digital circuits 15 www.national.com ADC10221 10-Bit, 15 MSPS, 98 mW A/D Converter with Internal Sample and Hold Physical Dimensions inches (millimeters) unless otherwise noted 32-Lead TQFP Package Ordering Number ADC10221CIVT NS Package Number VBE32A LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com www.national.com National Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507 National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.