0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
6V31023PGG

6V31023PGG

  • 厂商:

    RENESAS(瑞萨)

  • 封装:

    TSSOP-16

  • 描述:

    IC CLK BUFFER 2:1 167MHZ 16TSSOP

  • 数据手册
  • 价格&库存
6V31023PGG 数据手册
Clocks for NXP QorIQ and Layerscape CPUs IDT has the industry’s broadest portfolio of timing solutions for industrial, networking, consumer and embedded applications. With products uniquely complementing the NXPTM QorIQTM and LayerscapeTM processors, IDT provides the performance, flexibility, design expertise, reliability and manufacturing capabilities to ensure customer success. All-in-One Clock Solutions • Spread-spectrum capable for EMI reduction • Highly integrated single-chip solutions replace up to – 11 crystals – 2 oscillators – 3 clock synthesizers • Low-power PCIe® outputs with integrated terminations • PCIe Gen1/2/3 compliant PCIe outputs • < 700fs RMS phase jitter • Signal integrity tuning • As little as 400mW power dissipation Building Block Clock Solutions • Mix and match various clocks to support desired frequencies and data rates • Clock generators – System and DDR clocks – SERDES clocks for PCIe Gen1-4 and 100GbE • Clock distribution – Fanout buffers with < 50fs RMS additive phase jitter – PCIe fanout and zero delay buffers for PCIe Gen1-4 – PCIe clock multiplexers for PCIe Gen1-4 – Supports HCSL, HSTL, LVPECL, LVDS and LVCMOS signaling standards IDT CLOCKS for NXP QorIQ 1 Clocks for NXP QorIQ and Layerscape CPUs Selecting clocks for QorIQ designs is straightforward. Once the “Qor” clocking requirements of the NXP QorIQ processors are tsatisfied (SYS_CCB clock, etc.), product selection proceeds to other required clocks, such as USB or 25M for Ethernet. Then the desired data rates, frequencies and number of SERDES links are factored into the clock selection. IDT offers both integrated and building block approaches to QorIQ timing solutions as shown in the product selector tables. Clocking Solutions for NXP QorIQ and Layerscape Processors “All-in-One” Clock Solutions NXP Clock Modes (only 1 at a time is used) Part Number SYS_CLK/ DDR_CLK DIFSYS_CLK PS_XI GTX_CLK Yes (24M Only) 6V49205 5P49V5907 Other Clocks Yes Yes USB_CLK (MHz) Other LVCMOS Outputs (MHz) 2 x 12/24 6 x 25 2 x 2.048 Pairs (MHz) App Jitter Compliance 6 x 100/125 PCIe Gen1-2, SGMII, sRIO 1x-2x SATA/SATA3G 4 x 50 - 167 Yes Yes 5P49V5908 SERDES Clock Pairs PCIe Gen1-3, SGMII 1x-2.5x, sRIO 1x-2x SATA/SATA3G, XAUI, XAUI 10G Yes 1 x REF USB_CLK (MHz) Other LVCMOS Outputs (MHz) Pairs (MHz) App Jitter Compliance 1 x 32.768KHz 2 x 1 - 500 PCIe Gen1-3 1 x REF 4 x 1 - 350 500fs RMS - - - - 2x 25 - - - - 8 x 50 - 167 “Building Block” Clock Generators Part Number SYS_CLK/ DDR_CLK DIFSYS_CLK PS_XI Yes Yes GTX_CLK 5P30521 5P30523 5P49V69xx 840S07 Yes Yes Yes MP9855 840NT4 No - No - - - - 1 x 25 1 x 3.125 1 x 1.5625 840NT4-01 - - - - 1 x 24 1 x 25 8 x 125 - - 8T49N222 - - - - - - 2 x 7.7 - 1200 300fs RMS 8T49N004 - - - - - - 4 x 15.16 - 1250 8T49N006 - - - - - - 6 x 15.16 - 1250 8T49N008 - - - - - - 8 x 15.16 - 1250 8T49N012 - - - - - - 12 x 15.16 1250 8T49NS0312 - Yes Yes - - - 12 x 10.9 - 2500 IDT CLOCKS for NXP QorIQ 212fs RMS 89fs RMS 2 Clocks for NXP QorIQ and Layerscape CPUs “Building Block” Non-PLL Fanout Buffers and Multiplexers (< 50fs RMS additive phase jitter) Part Number Inputs (#) Input Type 5PB1104 6 5PB1108 LVCMOS 5PB1110 2 CML, LVDS, LVPECL 8SLVP1102I 8SLVP1104I LVCMOS 6 LVDS 2 4 HCSL, HSTL, LVDS, LVPECL, SSTL 8530-01 8SLVP2102I 2 8SLVP2108I 8T39S04A 8T39S06A 8 12 1 8P34S1106i 8SLVP2106I Output Freq (MHz) Input Freq (MHz) Core Supply (V) Output Supply (V) 0 - 200 0 - 200 1.8, 2.5, 3.3 1.8, 2.5, 3.3 0 - 250 0 - 250 0 - 1200 0 - 1200 1.8 1.8 0 - 2000 0 - 2000 2.5, 3.3 2.5, 3.3 0 - 500 0 - 500 3.3 3.3 0 - 2000 0 - 2000 2.5, 3.3 2.5, 3.3 Lead Count (#) Package Size (mm) Supply Voltage (V) App Jitter Compliance 10 8312I 8SLVP2104I Output Type 4 5PB1106 8P34S1102I Outputs (#) 3 8T39S08A 16 4 CML, LVDS, LVPECL 8 LVDS, LVPECL 12 LVPECL 16 Xtal, HCSL, HSTL, LVCMOS, LVDS, LVPECL 4 6 8 LVPECL HCSL, LVDS, LVPECL “Building Block” PCI Express Clock Generators (LP-HCSL outputs) Part Number Input (MHz) Spread Spectrum Support Outputs (#) Operating Frequency (MHz) 9FGV0241 2 24 4x4 9FGV0441 4 32 5x5 9FGV0641 6 40 5x5 48 6x6 24 4x4 9FGV0841 9FGL0241 25 Yes 8 2 100 9FGL0441 4 32 5x5 9FGL0641 6 40 5x5 9FGL0841 8 48 6x6 1.8 PCIe Gen1-4 3.3 “Building Block” non-PLL Fanout Buffers and Multiplexers (HCSL inputs and LP-HCSL outputs) Part Number Inputs Spread Spectrum Support 9DBV0541 9DBV0741 1 Outputs (#) Operating Frequency (MHz) Lead Count (#) Package Size (mm) 5 32 5x5 7 40 5x5 9DBV0941 9 48 6x6 9DMV0141 1 16 3x3 24 4x4 9DMV0441 9DBL0741 9DBL0941 9DMV0441 2 1 2 Yes 4 1 - 200 7 40 5x5 9 48 6x6 4 24 4x4 Supply Voltage (V) IDT CLOCKS for NXP QorIQ App Jitter Compliance 1.8 PCIe Gen1-4 3.3 3 Clocks for NXP QorIQ and Layerscape CPUs “Building Block” PCI Express PLL Zero-Delay Buffers (HCSL inputs and LP-HCSL outputs) Part Number Inputs Spread Spectrum Support 9DBV0241 Outputs (#) Operating Frequency (MHz) Lead Count (#) Package Size (mm) 24 4x4 2 9DBV0441 4 32 5x5 9DBV0641 6 40 5x5 9DBV0841 9DBL0242 1 Yes 8 2 30 - 175 48 6x6 24 4x4 9DBL0442 4 32 5x5 9DBL0641 6 40 5x5 9DBL0841 8 48 6x6 Supply Voltage (V) App Jitter Compliance 1.8 PCIe Gen1-4 3.3 To request samples, download documentation, or learn more visit: idt.com/go/clocks GD_IDTCLOCKS-NXPQorIQ_REVB1_1116 IDT and the IDT Logo are registered trademarks or trademarks of Integrated Device Technology, Inc., in the United States and other countries. All other trademarks are the property of their respective owners. © 2016. Integrated Device Technology, Inc. All Rights Reserved. IDT CLOCKS for NXP QorIQ 4
6V31023PGG 价格&库存

很抱歉,暂时无法提供与“6V31023PGG”相匹配的价格&库存,您可以联系我们找货

免费人工找货